• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design
  3. Hole to Line spacing not working

Stats

  • Locked Locked
  • Replies 4
  • Subscribers 167
  • Views 15400
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Hole to Line spacing not working

Fredda
Fredda over 5 years ago

Constraints:

Constraints are enabled:

But some other constraint seems to be active:

The pink color is the hole and the kind of shaded part in the middle is the pad, which will be removed by the drill. So it's a NPTH.

Any ideas why I can route as close as 0.15 mm to the hole and not 0.3 mm?

Padstack data:

type: Through Pin
units: mm
decimal places: 4

Hole data

geometry: Circle
size: 3.3000
offset: (0.0000, 0.0000)
tolerance: positive=0.0000 negative=0.0000
plating: Non-plated

  • Cancel
  • oldmouldy
    oldmouldy over 5 years ago

    Where are the Constraints applied? Use Check (Display)>Constraints, check that all of the elements are on in Find, window select the hole and trace to see the applied Constraints.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • jc teyssier
    jc teyssier over 5 years ago

    17.2 ? Have a look to constraint mode and mechanical section: here is located a check box to use spacing constraint set values instead of provided values in  this section.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Fredda
    Fredda over 5 years ago

    The Resolved Spacing Constraints list is quite long. See below.

    I'm using Allegro 17.2.

    > constraint mode and mechanical section
    Which part are you referring to? In the Design for Fabrication part, there are a number of copper spacing constraints. How do they differ from the spacing constraints? I must be missing something here...

    By the way, the Hole to Line spacing constraint works on the top layer, but not on the bottom and the internal layers.

    Resolved Spacing Constraints
    Resolved Level Source Name Constraint Value
    Unresolved None Package to Package Spacing 0 MM
    Design DEFAULT Thru Pin to Thru Pin Spacing 0.4 MM
    Design DEFAULT Thru Pin to SMD Pin Spacing 0.4 MM
    Design DEFAULT Thru Pin to Thru Via Spacing 0.14 MM
    Design DEFAULT Line to Thru Pin Spacing 0.14 MM
    Design DEFAULT Thru Pin to Shape Spacing 0.2 MM
    Design DEFAULT SMD Pin to SMD Pin Spacing 0.35 MM
    Design DEFAULT SMD Pin to Thru Via Spacing 0.14 MM
    Design DEFAULT Line to SMD Pin Spacing 0.14 MM
    Design DEFAULT Shape to SMD Pin Spacing 0.2 MM
    Design DEFAULT Thru Via to Thru Via Spacing 0.14 MM
    Design DEFAULT Line to Thru Via Spacing 0.14 MM
    Design DEFAULT Shape to Thru Via Spacing 0.2 MM
    Design DEFAULT Line to Line Spacing 0.14 MM
    Design DEFAULT Line to Shape Spacing 0.2 MM
    Design DEFAULT Shape to Shape Spacing 0.3 MM
    Design DEFAULT Blind/Buried Via to Blind/Buried Via Spacing 0.14 MM
    Design DEFAULT Blind/Buried Via to Thru Pin Spacing 0.14 MM
    Design DEFAULT Blind/Buried Via to SMD Pin Spacing 0.14 MM
    Design DEFAULT Blind/Buried Via to Thru Via Spacing 0.14 MM
    Design DEFAULT Blind/Buried Via to Line Spacing 0.14 MM
    Design DEFAULT Blind/Buried Via to Shape Spacing 0.2 MM
    Design DEFAULT Blind/Buried Via to Test Pin Spacing 0.14 MM
    Design DEFAULT Blind/Buried Via to Test Via Spacing 0.14 MM
    Design DEFAULT Test Pin to Test Pin Spacing 0.14 MM
    Design DEFAULT Test Pin to Thru Pin Spacing 0.14 MM
    Design DEFAULT SMD Pin to Test Pin Spacing 0.14 MM
    Design DEFAULT Test Pin to Thru Via Spacing 0.14 MM
    Design DEFAULT Test Pin to Test Via Spacing 0.14 MM
    Design DEFAULT Line to Test Pin Spacing 0.14 MM
    Design DEFAULT Shape to Test Pin Spacing 0.2 MM
    Design DEFAULT Test Via to Test Via Spacing 0.14 MM
    Design DEFAULT Test Via to Thru Pin Spacing 0.14 MM
    Design DEFAULT SMD Pin to Test Via Spacing 0.14 MM
    Design DEFAULT Test Via to Thru Via Spacing 0.14 MM
    Design DEFAULT Line to Test Via Spacing 0.14 MM
    Design DEFAULT Shape to Test Via Spacing 0.2 MM
    Design DEFAULT Thru Pin to Bondpad Spacing 0.14 MM
    Design DEFAULT SMD Pin to Bondpad Spacing 0.14 MM
    Design DEFAULT Bondpad to Thru Via Spacing 0.14 MM
    Design DEFAULT Bondpad to Bondpad Spacing 0.14 MM
    Design DEFAULT Bondpad to Line Spacing 0.14 MM
    Design DEFAULT Bondpad to Shape Spacing 0.2 MM
    Design DEFAULT Bondpad to Blind/Buried Via Spacing 0.14 MM
    Design DEFAULT Bondpad to Test Pin Spacing 0.14 MM
    Design DEFAULT Bondpad to Test Via Spacing 0.14 MM
    Design DEFAULT Differential Pair Bondpad to Bondpad Spacing 0 MM
    Design DEFAULT Mechanical Pin Antipad to Mechanical Drill Hole Spacing 0 MM
    Design DEFAULT Mechanical Pin Antipad to Pin Spacing 0 MM
    Design DEFAULT Mechanical Pin Antipad to Via Spacing 0 MM
    Design DEFAULT Mechanical Pin Antipad to Line Spacing 0 MM
    Design DEFAULT Mechanical Pin Antipad to Shape Spacing 0 MM
    Design DEFAULT Mechanical Pin Antipad to Drill Hole Spacing 0 MM
    Design DEFAULT Drill Hole to Pin Spacing 0.3 MM
    Design DEFAULT Drill Hole to Via Spacing 0.3 MM
    Design DEFAULT Drill Hole to Line Spacing 0.3 MM
    Design DEFAULT Drill Hole to Shape Spacing 0.3 MM
    Design DEFAULT Drill Hole to Drill Hole Spacing 0.3 MM
    Design DEFAULT Microvia to Microvia Spacing 0.15 MM
    Design DEFAULT Microvia to Thru Pin Spacing 0.15 MM
    Design DEFAULT Microvia to SMD Pin Spacing 0.15 MM
    Design DEFAULT Microvia to Thru Via Spacing 0.15 MM
    Design DEFAULT Microvia to Blind/Buried Via Spacing 0.15 MM
    Design DEFAULT Microvia to Line Spacing 0.15 MM
    Design DEFAULT Microvia to Shape Spacing 0.15 MM
    Design DEFAULT Microvia to Test Pin Spacing 0.15 MM
    Design DEFAULT Microvia to Test Via Spacing 0.15 MM
    Design DEFAULT Bondpad to Microvia Spacing 0.15 MM
    Design DEFAULT Thru Pin to Thru Pin Same Net Spacing 0.4 MM
    Design DEFAULT Thru Pin to SMD Pin Same Net Spacing 0.4 MM
    Design DEFAULT Thru Pin to Thru Via Same Net Spacing 0.14 MM
    Design DEFAULT Line to Thru Pin Same Net Spacing 0.14 MM
    Design DEFAULT Thru Pin to Shape Same Net Spacing 0.2 MM
    Design DEFAULT SMD Pin to SMD Pin Same Net Spacing 0.35 MM
    Design DEFAULT SMD Pin to Thru Via Same Net Spacing 0.14 MM
    Design DEFAULT Line to SMD Pin Same Net Spacing 0.14 MM
    Design DEFAULT Shape to SMD Pin Same Net Spacing 0.2 MM
    Design DEFAULT Thru Via to Thru Via Same Net Spacing 0.14 MM
    Design DEFAULT Line to Thru Via Same Net Spacing 0.14 MM
    Design DEFAULT Shape to Thru Via Same Net Spacing 0.2 MM
    Design DEFAULT Line to Line Same Net Spacing 0.14 MM
    Design DEFAULT Line to Shape Same Net Spacing 0.2 MM
    Design DEFAULT Shape to Shape Same Net Spacing 0.3 MM
    Design DEFAULT Blind/Buried Via to Blind/Buried Via Same Net Spacing 0.14 MM
    Design DEFAULT Blind/Buried Via to Thru Pin Same Net Spacing 0.14 MM
    Design DEFAULT Blind/Buried Via to SMD Pin Same Net Spacing 0.14 MM
    Design DEFAULT Blind/Buried Via to Thru Via Same Net Spacing 0.14 MM
    Design DEFAULT Blind/Buried Via to Line Same Net Spacing 0.14 MM
    Design DEFAULT Blind/Buried Via to Shape Same Net Spacing 0.2 MM
    Design DEFAULT Blind/Buried Via to Test Pin Same Net Spacing 0.14 MM
    Design DEFAULT Blind/Buried Via to Test Via Same Net Spacing 0.14 MM
    Design DEFAULT Test Pin to Test Pin Same Net Spacing 0.14 MM
    Design DEFAULT Test Pin to Thru Pin Same Net Spacing 0.14 MM
    Design DEFAULT SMD Pin to Test Pin Same Net Spacing 0.14 MM
    Design DEFAULT Test Pin to Thru Via Same Net Spacing 0.14 MM
    Design DEFAULT Test Pin to Test Via Same Net Spacing 0.14 MM
    Design DEFAULT Line to Test Pin Same Net Spacing 0.14 MM
    Design DEFAULT Shape to Test Pin Same Net Spacing 0.2 MM
    Design DEFAULT Test Via to Test Via Same Net Spacing 0.14 MM
    Design DEFAULT Test Via to Thru Pin Same Net Spacing 0.14 MM
    Design DEFAULT SMD Pin to Test Via Same Net Spacing 0.14 MM
    Design DEFAULT Test Via to Thru Via Same Net Spacing 0.14 MM
    Design DEFAULT Line to Test Via Same Net Spacing 0.14 MM
    Design DEFAULT Shape to Test Via Same Net Spacing 0.2 MM
    Design DEFAULT Thru Pin to Bondpad Same Net Spacing 0.14 MM
    Design DEFAULT SMD Pin to Bondpad Same Net Spacing 0.14 MM
    Design DEFAULT Bondpad to Thru Via Same Net Spacing 0.14 MM
    Design DEFAULT Bondpad to Bondpad Same Net Spacing 0.14 MM
    Design DEFAULT Bondpad to Line Same Net Spacing 0.14 MM
    Design DEFAULT Bondpad to Shape Same Net Spacing 0.2 MM
    Design DEFAULT Bondpad to Blind/Buried Via Same Net Spacing 0.14 MM
    Design DEFAULT Bondpad to Test Pin Same Net Spacing 0.14 MM
    Design DEFAULT Bondpad to Test Via Same Net Spacing 0.14 MM
    Design DEFAULT Drill Hole to Pin Same Net Spacing 0.3 MM
    Design DEFAULT Drill Hole to Via Same Net Spacing 0.3 MM
    Design DEFAULT Drill Hole to Line Same Net Spacing 0.3 MM
    Design DEFAULT Drill Hole to Shape Same Net Spacing 0.3 MM
    Design DEFAULT Drill Hole to Drill Hole Same Net Spacing 0.3 MM
    Design DEFAULT Microvia to Microvia Same Net Spacing 0.15 MM
    Design DEFAULT Microvia to Thru Pin Same Net Spacing 0.15 MM
    Design DEFAULT Microvia to SMD Pin Same Net Spacing 0.15 MM
    Design DEFAULT Microvia to Thru Via Same Net Spacing 0.15 MM
    Design DEFAULT Microvia to Blind/Buried Via Same Net Spacing 0.15 MM
    Design DEFAULT Microvia to Line Same Net Spacing 0.15 MM
    Design DEFAULT Microvia to Shape Same Net Spacing 0.15 MM
    Design DEFAULT Microvia to Test Pin Same Net Spacing 0.15 MM
    Design DEFAULT Microvia to Test Via Same Net Spacing 0.15 MM
    Design DEFAULT Bondpad to Microvia Same Net Spacing 0.15 MM
    Design DEFAULT Minimum Blind/Buried Via Gap 0.13 MM
    Design DEFAULT Same Net Check Flag On
    Unresolved None Package to Room Spacing 0 MM
    Design DEFAULT Minimum Blind/Buried Via Gap 0.13 MM

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Fredda
    Fredda over 5 years ago

    I posted a reply, but it was flagged as spam. Probably because of a long list of resolved constraints after using Display->Constraints. Don't know if it will pop up here later.

    In any case, I just found out that, as jc teyssier pointed out, there was a checkbox in the Design part in the Analysis Mode dialog window that needed to be ticked.

    These constraints settings are not that easy to understand... While I'm at it, what is the difference between the Spacing constraints and the Design for Fabrication->Copper Spacing constraints? They seem to control the same things.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information