• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design
  3. Correct use of NET_SPACING_TYPE net property to drive high...

Stats

  • Locked Locked
  • Replies 0
  • Subscribers 165
  • Views 12217
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Correct use of NET_SPACING_TYPE net property to drive high voltage spacing constraints

Lee W
Lee W over 5 years ago

In hierarchical designs, I have found that engineers are able to assign a single net to different NET_SPACING_TYPE classes at different levels of the schematic hierarchy.  Ultimately,  the flat net can only be assigned to one class.  

Should the Schematic Nets tab or Flat Nets tab be used when editing the NET_SPACING_TYPE properties in a hierarchical schematic?

Thanks!

  • Cancel
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information