Stats

  • Locked Locked
  • Replies 1
  • Subscribers 166
  • Views 12227
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Errror simulating IR2110 with pspice (overflow)

rdpdo

Hello,

When I use the model pspice for the IR2110 for a full bridge I got overflow error. Does someone have a solution to this problem ?

I tried a lot of tweak with the solver, try to use initial condition on various capacitor... But no found solution !

Thanks a lot !

Regards.

  • As suggested in the output window vary the value of the limit. The default, 0, specifies that there is no limit on data values. You can modify it to a large value, such as 1e12, to eliminate overflow errors, especially when using exponential sources. You can find options in PSpice - simulation profile - options - Analog advanced - general

Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.