• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design
  3. Masking vias not used as test points

Stats

  • Locked Locked
  • Replies 4
  • Subscribers 164
  • Views 13239
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Masking vias not used as test points

archive
archive over 20 years ago

Is there any easy way to mask on the bottom any vias that are not used as test points.


Originally posted in cdnusers.org by mihaii
  • Cancel
Parents
  • archive
    archive over 20 years ago

    That worked.
    Thanks


    Originally posted in cdnusers.org by mihaii
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • archive
    archive over 20 years ago

    That worked.
    Thanks


    Originally posted in cdnusers.org by mihaii
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information