• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design
  3. Propagation Delay on Existing Layout

Stats

  • Locked Locked
  • Replies 0
  • Subscribers 164
  • Views 9600
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Propagation Delay on Existing Layout

ameehan2
ameehan2 over 4 years ago

I'm editing an existing layout and the SI engineer has defined the targets for DDRs as the _T and _C pairs in each group. The previous designer made the pairs as short as possible and then added length to the rest of the sigs in the group. In this case, the other lines in each are way too long and I can't make them shorter. On the previous design, the pairs were never lengthened, so my question is: Will it be OK for me to just lengthen the pairs so the rest will be more easily matched? The SI guy is in another time zone and I didn't really want to wait a day for his response. Hoping to get a sanity check from the Community. Thank you.

  • Cancel
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information