• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design
  3. Embedded Passives

Stats

  • Locked Locked
  • Replies 8
  • Subscribers 164
  • Views 16786
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Embedded Passives

archive
archive over 19 years ago

I am a Product Manager with Valor Computerized Systems, working closely with Cadence, and am trying to get information from the Allegro user base.
   I have received a request from a Cadence Allegro user to support embedded passives in the Allegro-Valor ODB++ interface, and I would like to hear from other Allegro users that are designing pcb's with embedded passive content, or considering such designs in the future.
It is my understanding that although Allegro doesn't 'officially'
support embedded passives, and there are no internal guidelines, it is such a flexible PCB design tool that there are users who are creating such designs, and that one user has written a process for Allegro users.
 
The link to this process is:
http://www.ohmega.com/Chuck2.html
 
Because each user could implement embedded passive support in different ways it may be difficult to implement Allegro ODB++ support. Therefore I would like to hear from interested users and perhaps explore the feasibility of adopting a generic design guideline.
Thanks


Originally posted in cdnusers.org by paulbarrow
  • Cancel
  • archive
    archive over 19 years ago

    I am currently trying to implement the burried resistor technology in my allegro design utilizing the documentation as you listed http://www.ohmega.com/Chuck2.html

    I have been unsuccssful at creating an allegro symbol now matter wehter I use the negative  or positive type. See atrtachments

    I am on release 15.2


    Originally posted in cdnusers.org by cmusetti@silverstorm.com
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • archive
    archive over 19 years ago

    duh the attachment


    Originally posted in cdnusers.org by cmusetti@silverstorm.com
    ~$rry res symbol create crash.doc
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • archive
    archive over 19 years ago

    Howdy,
     
    I have never used v15.x but I do not believe the issue lies with the version, unless someone can tell me otherwise.
     
    Are you having a problem creating the symbol, getting the symbol into the board, or getting the etch from the symbol to appear in the artwork?  In all of these cases make sure the subclasses that you are adding to the pad and the symbol are in the board and the film.
     
    I have not looked into embedded resistors/capacitors for reasons that I will not go into but after reading the app note at the link posted there might also be a requirement to have more than one film for a single layer.  I would suggest getting help from as many sources possible if you have not used embeddeds in your designs before this one.
     
    Cheers!
    Drew


    Originally posted in cdnusers.org by drew3rdof3
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • archive
    archive over 19 years ago

    Drew thanks for the clue, I have used embedded passives before and was aware of the multiple fiilm layers to produce the one one burried resistor layer, none of this was the problem the problem was everytime I went to do a save or create the psm the symbol editor would crash. I went back to 14.2 and succesfully created the part then upreved now all is fine with allegro.


    Originally posted in cdnusers.org by cmusetti@silverstorm.com
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • archive
    archive over 19 years ago

    Hi Paul,

    I've used embedded R's for stub termination, but prefer pushing the case for SMT or surface pad interconnects with a mix of blind/buried/stacked via.

    However there are instances with RF and microwave, where defining inner layer features for symbols would be highly desirous - mostly voids but could be copper. This is where support for embedded would be really useful. A simple example would be controlling the E/H coupling between a series coupling capacitor and underlying return path planes.


    Originally posted in cdnusers.org by GigaDyne
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information