• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design
  3. Net Won't Retain Correct Scheduling

Stats

  • Locked Locked
  • Replies 0
  • Subscribers 165
  • Views 566
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Net Won't Retain Correct Scheduling

ameehan2
ameehan2 over 4 years ago
We have an ECSet that has been defined in SigXplorer, imported into Allegro and applied to a netgroup.  Five of the six members of the group work as expected and the ICs in the chain map by tag.  The sixth does not, and shows this warning:
*WARNING: Xnet pin PCB-0419-X00_16JULY21-TB1 U30.F3 contains mapping tag BL0 but the pin wasn't mapped by this tag.
      *WARNING: Xnet pin PCB-0419-X00_16JULY21-TB1 U31.F3 contains mapping tag BL2 but the pin wasn't mapped by this tag.
      *WARNING: Xnet pin PCB-0419-X00_16JULY21-TB1 U33.F3 contains mapping tag BL3 but the pin wasn't mapped by this tag.
      *WARNING: ECset pin pcb-0414-x00__-__copy U30.M9 contains mapping tag BL0 but the pin wasn't mapped by this tag.
      *WARNING: ECset pin pcb-0414-x00__-__copy U31.M9 contains mapping tag BL2 but the pin wasn't mapped by this tag.
      *WARNING: ECset pin pcb-0414-x00__-__copy U33.M9 contains mapping tag BL3 but the pin wasn't mapped by this tag.
      *WARNING: 3 Xnet and 3 ECset pins with unmatched mapping tags found.
 
      Net Schedule: Template Defined
                    PCB-0419-X00_16JULY21-TB1 R194.1->PCB-0419-X00_16JULY21-TB1 R87.1
                    PCB-0419-X00_16JULY21-TB1 R193.1->PCB-0419-X00_16JULY21-TB1 R194.1
                    PCB-0419-X00_16JULY21-TB1 R89.1->PCB-0419-X00_16JULY21-TB1 R86.1
                    PCB-0419-X00_16JULY21-TB1 U21.B44->PCB-0419-X00_16JULY21-TB1 R89.1
                    PCB-0419-X00_16JULY21-TB1 R86.1->PCB-0419-X00_16JULY21-TB1 R193.1
                    PCB-0419-X00_16JULY21-TB1 R193.2->PCB-0419-X00_16JULY21-TB1 U31.F3
                    PCB-0419-X00_16JULY21-TB1 R194.2->PCB-0419-X00_16JULY21-TB1 U33.F3
                    PCB-0419-X00_16JULY21-TB1 R86.2->PCB-0419-X00_16JULY21-TB1 U32.F3
                    PCB-0419-X00_16JULY21-TB1 R89.2->PCB-0419-X00_16JULY21-TB1 U30.F3
 
 
How do we enforce the correct mapping? It keeps reverting back to the incorrect mapping.
I've contacted our support channel, but wanted to see if any users had run into this before.
Thanks for any feedback you may provide.
  • Cancel
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information