• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design
  3. Extra routing room by suppressing pads

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 164
  • Views 13862
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Extra routing room by suppressing pads

archive
archive over 19 years ago

I'm laying out a 16-layer board that calls for unused pads to be suppressed on layers 3-14.  I'm accomplishing this by using the "Internal Layer - optional" checkbox in Padstack Editor and the "suppress unconnected pads" checkbox in the Manufacture-Artwork dialog in Allegro.  What I would like to do is use the extra room given by suppressing the unused pads for routing.  Is there a way to only show the used pads during routing?  Ideas of how this could be done (but I don't know how to implement any of them) include turning each pad on or off by layer (labor intensive), setting all pads "off" until connected on a particular layer (or starting with a small pad and then oversize the pad if a connection is made) or somehow backannotating from the gerber files.

It seems a big waste to have all that extra room to go unused.  Thanks in advance for your help.  I'm using version 15.2.

brian


Originally posted in cdnusers.org by brianh
  • Cancel
  • archive
    archive over 19 years ago

    The pads will be put out only at gerber level.
    But for me, triyng to use the "extra" space" left by removing pads is not a great idea:
    you will have issues in order to manufacture the board (you wil be to close of holes)


    Originally posted in cdnusers.org by jcteyssier
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • archive
    archive over 19 years ago

    one way is 2 use different physical and spacing types (e.g. pwr for all power net) and define padstacks only for these types with inner layer pad sizes equal to the drill
    make all copper to pwr spacinging on all layers equal to the fab drill to copper requirements (0.2-0.25mm being most common) and assign the pwr types to have precidence over all other types.


    Originally posted in cdnusers.org by GigaDyne
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • archive
    archive over 19 years ago

    That's only for gerber level, but not for layout , can you take advantage of the rest room? I think that's impossible,


    Originally posted in cdnusers.org by Alex1202
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information