• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design
  3. How to create power planes that shorts multiple pins in...

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 165
  • Views 9349
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to create power planes that shorts multiple pins in a footprint

vicvicvarunis
vicvicvarunis over 3 years ago

Hi All,

I'm getting a Shape to SMD Pin Spacing DRC error when trying to add the thermal pad in a footprint.

I'm placing the thermal pad, which shorts two pins, with a Dummy Net at the Etch/Top Class. 

The Footprint I'm trying to create is for the SI7288DP

Attached are the image and the DRA. How can I get this footprint done properly with no DRC's?

 

Thanks 

  • Cancel
  • excellon1
    excellon1 over 3 years ago

    Hi

    The DRC error you receive when creating the PCB footprint is to be expected because the editor is seeing an un-named net shape touching those pads. This error is not unique to your footprint.

    When you package the design and are doing the layout of the board the shapes on pins 5&6, 7&8 will have the same net name as the pins because they are packaged and that original drc error will go away.

    More than likely after packaging the design and generating a netlist you may receive another DRC about the shape to smd pin distance. You can set the correct distance in the CM to fix this.

    One thing on this. Create your Schematic Symbol so that it has all 8 pins and wire it up so that pins 5&6 , 7&8 are shorted with a wire - aka a net name. Since the schematic drives the PCB Editor the pins and shapes that exist in the footprint will take on the net names from the schematic.

    See if that works for you, the footprint looks pretty good in the picture, maybe fix those shapes in-place so there is no chance they will move in the PCB Layout. Check also that you have a soldermask defined for those shapes as you probably don't want to have that copper masked over.

    To illustrate here is a picture. Notice the net name on the IC Pins and the shape took on those net names after netlisting.

    Lastly it is possible to Waive the DRC Error after creating the footprint so it wont show up. It is kind of a personal preference to do that or not. One could also create the pins with shapes and use the shape as a physical pad pin too, though that is extra baggage and technically your package would no longer have 8 physical pins but 6 instead.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information