Home
  • Products
  • Solutions
  • Support
  • Company
  • Products
  • Solutions
  • Support
  • Company
Community PCB Design & IC Packaging (Allegro X) PCB Design How to generate a the full list of all nets in my schematic...

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 173
  • Views 4676
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to generate a the full list of all nets in my schematic?

PCBWiz
PCBWiz over 1 year ago
Hello,
          I need to generate a the full list of all nets in my schematic.
This helps me identify typos in net names which lead to connectivity issues.
Thanks.
  • Cancel
  • Jerry GenPart
    Jerry GenPart over 1 year ago

    If this is for DE-HDL, here's a great video -
    Article (20452337) Title: Allegro Design Entry HDL - Creating BOM and Netlist Reports (Video)
    URL: https://support.cadence.com/apex/ArticleAttachmentPortal?id=a1Od0000007MLGbEAO

    • Cancel
    • Up 0 Down
    • Cancel
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2023 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information