Stats

  • Locked Locked
  • Replies 0
  • Subscribers 164
  • Views 390
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Backaanotaion of pin swaps for fpga's

archive

Hi
I was wondering how some of you handle FPGA's in your HDL to Allegro flow. Specifically how you hand the pin and gate swapping and backannotate that to your fpga tool. Is anyone using custom skill or perl scripts?

I would be curios to hear from anyone how they deal with this and also how important this process is to your process.

Thank You
BillZ
EMA Design Automation


Originally posted in cdnusers.org by BillZ_EMA
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.