• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design
  3. Error message 102

Stats

  • Locked Locked
  • Replies 4
  • Subscribers 163
  • Views 14813
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Error message 102

archive
archive over 18 years ago

I am getting the following when trying to Import Logic.  Orcad 10.2 to Allegro 15.7.  Does anyone have a clue?

#1   ERROR(102) Run stopped because errors were detected

netrev run on Jul 11 11:33:39 2007
   DESIGN NAME : 'DESIGN1'
   PACKAGING ON May 20 2003 12:20:37

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

  1 errors detected
 No oversight detected
 No warning detected


Originally posted in cdnusers.org by rscotts
  • Cancel
  • archive
    archive over 18 years ago

    There should be a .log file somewhere that tells you what the error is. Check the ALLEGRO folder, Orcad netlists are generally written to the Allegro folder. Could be any number of things. First thing I would check is MULTIPLE same ref des's and/or funky net names with illegal characters.

    Good day.
    Mitch


    Originally posted in cdnusers.org by cadpro2k
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • archive
    archive over 18 years ago

    I think the .log file will also give you the same details as the one that you already have stated. If it is something to do with multiple same ref des, then my guess is that you shouldn't have the net list generated, as Orcad will never generate netlist with mulitple ref des.
    Now that you have the netlist and that you could not import into the Allegro, my thought is that it is do with the Allegro symbols. Check for Allegro symbols (especially connectors with mouting holes) and make sure it matches with your Orcad symbols, in your design.

    Best regards,
    Kishore


    Originally posted in cdnusers.org by kishore
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • archive
    archive over 18 years ago

    You may also need to check the number of characters of the Allegro package symbols, if your length is more than 28 characters ( not 100% sure about the numbers) you may need to set the variable allegro_long_package_name in your system variable(This will allow 255 character length).

    While checking Allegro symbols and Orcad symbols make sure you check the pin number also ( for ex transistor may be E,B,C naming in schematic but Allegro symbol may have 1,2,3 numbering) .

    Hope this helps,
    Nagaraj.


    Originally posted in cdnusers.org by rajpcb
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • archive
    archive over 18 years ago

    I would check your ISR level. Go to Help>About
    There was a PCR for a netrev 102 error and it was fixed in an ISR
    Download and inatall the latest ISR.

    Regards

    BillZ
    EMA Design Automation


    Originally posted in cdnusers.org by BillZ_EMA
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information