• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design
  3. Migrating from Orcad 15.7 to Allegro

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 164
  • Views 13405
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Migrating from Orcad 15.7 to Allegro

archive
archive over 18 years ago

We just got Allegro installed, currently using;

Allegrp Design Entry CIS 16.0p001
Allegro PCB Design L 16.0p005
Operating System= XP Pro

I opened a exisiting schematic in CIS and I got too many errors & warnings to produce a netlist.
It seems it renamed all the symbol names in the part properties fields with a "temp_0001"
format.

So its obvious to me that there is a setup process of some kind that needs to be done.
I've been reading the help menu all day, but I don't seem to be getting any where.

Can anyone whom has been through this, give some advice to get me going?

R.Gauldin


Originally posted in cdnusers.org by rgauldin
  • Cancel
  • archive
    archive over 18 years ago

    Maybe I'm asking for too much, if so I apologise.

    Can anyone verify if this is the proper process or method of translation?

    OrCAD® Layout to Allegro® Allegro PCB Editor Translator
    PCB designs created in any version of OrCAD® Layout may be converted to Allegro® PCB Editor designs using the File - Import - OrCAD Layout (orcad_in command). The translator converts designs (.max files) created in Layout to design databases (.brd files) that can be read by Allegro PCB Editor. The Layout.max file contains all footprint information.
    Do the following to translate designs from Layout to Allegro PCB Editor:
    1. Create a catalog of the library using the Layout Catalog tool and generate .max files. Layout libraries contain TOP, BOTTOM, PLANE, and INNER layers. The rest of the layers are documentation layers.
    2. Convert the .max files into Allegro PCB Editor (.brd) files using the Allegro Allegro PCB Editor File - Import - OrCAD Layout (orcad_in command). The .max file the Catalog tool creates also contains these four layers and the rest of the layers are documentation layers.
    3. Delete PLANE and IS2 layers using Setup - Cross-section.
    4. Create the flash and shape symbols if you wish to update the same for the padstacks of your design. Otherwise, run DBDoctor.
    5. Update padstacks with Tools - Padstack - Modify Design Padstack.
    6. Run the DB Doctor program on the design.
    7. Export all the symbols from your .brd file using File - Export - Libraries.


    If it is, step 3 will not work, it says " You can not delete a leayer containing etch".

    What do I need to do to delete these layers in "Step 3" ?

    R.Gauldin
    Bodine Corp.


    Originally posted in cdnusers.org by rgauldin
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • archive
    archive over 18 years ago

    Typically this error message (You can not delete a leayer containing etch) means there's something on this layer - cline, text, shapes etc...

    To be able to remove a layer from the cross section there needs to be nothing on it. Quick way to check is to turn the visibility of everyhing off except the layer you are trying to delete


    Originally posted in cdnusers.org by andrewjw
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • archive
    archive over 18 years ago

    Posted By andrewjw on 8/02/2007 10:05 AM
    Typically this error message (You can not delete a leayer containing etch) means there's something on this layer - cline, text, shapes etc...

    To be able to remove a layer from the cross section there needs to be nothing on it. Quick way to check is to turn the visibility of everyhing off except the layer you are trying to delete

    Thank you for your reply, it appears when our footprints are migrated to 16.0 they add these
    unnecessary layers in the padstacks. Is this normal ?

    When I edit the padstacks on my parts it seems I have to do it " one pin at a time",
    is there a method to do it "globally" ?


    Originally posted in cdnusers.org by rgauldin
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information