Stats

  • Locked Locked
  • Replies 0
  • Subscribers 164
  • Views 12171
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

DRC Errors with Copper pour

archive

Hi Everybody,

I am facing some problem with the copper pour in the outer layers. I have done Fan out for SMT components (small trace with via). The GND via will be connected to the inner layer plane.
When i flood the GND copper in the outer layer, i am getting somany "line to via" spacing DRC errors. I could able to clear these erros by touching the trace.

But if i want to modify the outer layer copper shape at any small corner, the same number of DRC errors are repeating.
I have attached PDF snap shot of the same error.

I request your expertise and need solution.

Thanks in advance.
Sriram


Originally posted in cdnusers.org by sriramssr
Copper pour1.pdf
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.