• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design
  3. DRC errors with Copper pour

Stats

  • Locked Locked
  • Replies 6
  • Subscribers 164
  • Views 15216
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

DRC errors with Copper pour

archive
archive over 18 years ago

Hi Everybody,

I am facing some problem with the copper pour in the outer layers. I have done Fan out for SMT components (small trace with via). The GND via will be connected to the inner layer plane.
When i flood the GND copper in the outer layer, i am getting somany "line to via" spacing DRC errors. I could able to clear these erros by touching the trace.

But if i want to modify the outer layer copper shape at any small corner, the same number of DRC errors are repeating.
I have attached PDF snap shot of the same error.

I request your expertise and need solution.

Thanks in advance.
Sriram


Originally posted in cdnusers.org by sriramssr
Copper pour1.pdf
  • Cancel
  • archive
    archive over 18 years ago

    Switch OFF the same net DRC.

    Regards,
    Kishore


    Originally posted in cdnusers.org by kishore
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • archive
    archive over 18 years ago

    you can try picking up the copper (move) and put it down without moving it (ix 0). and / or run dbdoctor.

    also, i wouldn't worry too much about these drc's until your about done with the board.


    Originally posted in cdnusers.org by KenM
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • archive
    archive over 18 years ago

    If there are too many copper shapes on the layer, then pickingup each shape and incrementing with "0" would be cumbersome. I would rather suggest you to turn the Same net DRC "OFF".

    Regards,
    Kishore


    Originally posted in cdnusers.org by kishore
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • archive
    archive over 18 years ago

    I made same net DRC in OFF condition. But still i found few errors. I tried with the move copper by ix 0, but no use.

    Some how i removed all DRCs, i have moved one via. Strange! i got so many errors.


    Originally posted in cdnusers.org by sriramssr
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • archive
    archive over 18 years ago

    Go to the Global Dynamic Shape Parameters, and on the Clearances tab set the Oversize value to 0.2. This will eliminate those errors.
    Regards,
    Harold


    Originally posted in cdnusers.org by Hpattie
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information