• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design
  3. Measures taken when signal crosses splits

Stats

  • Locked Locked
  • Replies 8
  • Subscribers 164
  • Views 14520
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Measures taken when signal crosses splits

archive
archive over 17 years ago

Hi everyone,

I would be greatful if anyone answer my query.

If a situation occurs where I need to cross the splits what r the measures that needs to be taken and why ? Also If a signal is crossing two splits that of power and GND what are the measures that needs to be taken.

Thanks in advance.

Eswar


Originally posted in cdnusers.org by eswar
  • Cancel
  • archive
    archive over 17 years ago

    The simple answer is don't cross the split in the plane. If this is not possible, reduce your current loop to the absolute minimum. It is difficult to give a solution without knowing a lot more about your design. A bypass capacitor between the two planes at the point where you are crossing the split will help. Guardbanding is another way to maintain a small current loop.
    Regards,
    hpattie@entrisphere.com


    Originally posted in cdnusers.org by Hpattie
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • archive
    archive over 17 years ago

    Thanks for you suggestion. But what will be the value of decap and why


    Originally posted in cdnusers.org by eswar
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • archive
    archive over 17 years ago

    The problem with crossing a split plane is that the return current cannot cross the split so it takes some longer path which adds inductance to your signal (i.e. slows it down) and the convoluted return path usually results in excess emissions (EMI). The faster your edge rate, the more you need to worry. I2C is OK, 800MHz DDR2 is not. Crossing a split plane will probably kill your DDR2 signal, especially if both reference planes are split.


    Originally posted in cdnusers.org by Kalevi2
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • archive
    archive over 17 years ago

    There are quite a good number of articles written on this topic, that you can find on the net. One good source to start with is Eric Bogatin's site at:
    www.bogatinenterprises.com

    Best regards,
    Kishore


    Originally posted in cdnusers.org by kishore
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • archive
    archive over 17 years ago

    Thanks for the reply


    Originally posted in cdnusers.org by eswar
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information