• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design
  3. Concept vs Orcad schematic capture

Stats

  • Locked Locked
  • Replies 8
  • Subscribers 165
  • Views 20895
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Concept vs Orcad schematic capture

archive
archive over 17 years ago

Hi,

I'm trying to get a feel about which is the preferred tool for schematic capture between Cadence Allegro Design Entry HDL (what used to be called Concept) and Cadence Allegro Design Entry CIS (what used to be called OrCad). I believe I have those names correct, but please correct me if not.

I'm a hardware designer with my own opinion, but I wanted to get the feel of the community on this topic, especially PCB designers and what they prefer. 

Also, looking at the Cadence web site, it seems like they are now mostly pushing OrCad as their primary tool, does anyone else get that impression? Are they making a switch?

thanks,

 


Originally posted in cdnusers.org by paradiddlepaul
  • Cancel
  • archive
    archive over 17 years ago

    OrCad's Capture has long been considered a "best in class" tool. It can be easily integrated as a front end to any design tool. CIS allows it to interface with database applications - SAP, Access, etc. Macro/script capability is limited.

    Concept fits more into a Cadence only design flow. Strength is in macro/script capabilities.


    Originally posted in cdnusers.org by dschaefer
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • archive
    archive over 17 years ago

    1) Have a good librarian that knows the tools, and something about design
    2) Have a central library
    3) Properly train the engineers on how to use the tool
    4) Have the process properly documented (rules)
    5) Make sure engineers follow the rules

    Doesn't matter what tool you use...

    I use both Concept and Capture. Each has it's own inadequacies and faults. I maintain the schematics for the boards I do. The engineers do the 'grunt', up front circuit design to get 99% of the way there, but I have the final schematic under my control. If it was totally my responsibility I'd re-train the engineers, but that's not my position. I support them with tool expertise. They depend on me to get it right, and I don't spend a whole lot of time cleaning things up. If they want to make things hard, and do it there way, that's fine. I simply point them to other designers to support them. (They spend many an hour cleansing the database)

    Proper tool use is always your fail-safe option.

    Only hearsay, but many, many, many engineers find Capture easier. But that's because it's easier to do things on-the-fly. But we know what that leads to right? $$$


    Originally posted in cdnusers.org by cadpro2k
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • archive
    archive over 17 years ago

    Having supported both tools I have chosen *only* OrCAD CIS for my tool flow. The amount of effort to generate and maintain large pin parts in Concept was too much. I find the OrCAD schematic editor much more intuitive.

    Before I had to support the librarian side of things, I too (an engineer) used to state that Concept was very easy to use...now I say the same for OrCAD and can't for Concept.


    Originally posted in cdnusers.org by redwire
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • archive
    archive over 17 years ago

    In orcad we can creat part from Xilinx .pad file. Is it possible in Concept HDL? If so, how can we do it in Concept HDL?


    Originally posted in cdnusers.org by kcshiv
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • archive
    archive over 17 years ago

    Concept hdl symbols are ascii... so convert xilind .pad (also in ascii) to concept parts should can be done automatically (at least all electrical information, the real design (which pin in which location in the draw) should be hand finished...


    Originally posted in cdnusers.org by jch teyssier
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information