Issues with shorting nets together

Hi,

    I was trying to short nets together using the NET_SHORT property added to a custom netshort part (to short multiple nets together. I tried following the details from the following app note:
www.cadence.com/.../appnote_net_short.pdf

    I tried following the solution in which one makes  a part with multiple pins that are shorted in allegro 16.01. It may be that I'm mis-interpreting the constrution of the part. I looks to me that there is a central pin (1) with a quite large via, and two other smaller pins (2,3) which are vias that are entirely contained withing the large central via.

    I tried making my own part as described, and it seems to short signals, but I get DRC errors for violations of line to thru-hole spacing. Is there some way to avoid this outcome, other than removing line/tru spacing constraints? Have I mis-interpreted the creationg of the short symbol?

Thanks,
Will Bertsche