• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design
  3. How to set the spacing constaints for Diff pair to get DRC...

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 164
  • Views 15316
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to set the spacing constaints for Diff pair to get DRC error if the spacing more than constraint value

archive
archive over 17 years ago

Is it possible to set the constraint for differential siganl spacing in allegro PCB design L for the below , we will get the DRC error only if the spacing is less than the constraint value if it goes more than that it will not show error. For example consider this problem below ( 20 differentia signal trace width=5mil , spacing bettewn pair = 10mil & spacing betweent Diff pair to dif pair= 20mil How to set the constaint dif pair to diff pair & how to get drc error if spacing goes to more than 5mil ) Regards, Girish


Originally posted in cdnusers.org by girish_mn
  • Cancel
  • archive
    archive over 17 years ago

    Let me see if I can answer your questions: To generate a DRC error when the spacing between the Differential Pair is greater than the constraint value you need to add a Phase Tolerance in Constraint Manager. The Phase Tolerance value is which is checked when the Diff Pairs are separated greater than the Diff Pair gap and once it exceed the length number than a DRC is generated. To generate a DRC error between Diff Pair to Diff Pair you will need to setup a Spacing Constraint with all the Diff Pair nets and specify a clearance to be checked to when the Diff Pair group come in contact with each other. Note: In order for the spacing rules to DRC correctly you need to specify a Min Line Spacing in Constraint Manager so the members of the individual pairs are not DRC'd to the spacing rule which is normally larger that Diff Pair gap. Hope this helps, Mike Catrambone UTStarcom, Inc.


    Originally posted in cdnusers.org by mcatramb91
    • Diff_Pair_Constraints.jpg
    • View
    • Hide
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • archive
    archive over 17 years ago

    Allegro PCB Design L does not have any constraint for Diff Pairs. Diff pair constraints are a performance and above feature.
    Your only option is to set a grid route by hand and then fix the traces.

    Regards,
    BillZ
    EMA Design Automation


    Originally posted in cdnusers.org by BillZ_EMA
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • archive
    archive over 17 years ago

    thanks Mike & Bilz


    Originally posted in cdnusers.org by girish_mn
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information