• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design

PCB Design

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

PCB Design

Latest Posts

  • Create a new Post
  • Discussion

    Auto routing in Allegro16.0

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    7 replies • 17439 views
  • Discussion

    Panelization

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    1 replies • 14113 views
  • Discussion

    Allegro 16.1? Release

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    2 replies • 12896 views
  • Discussion

    Multiple PCBs in Single BRD File

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    1 replies • 13125 views
  • Discussion

    Place Bound Issues - Silk

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    7 replies • 3396 views
  • Discussion

    cursor size

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    2 replies • 15743 views
  • Discussion

    Propagation Delay on PCB track

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    2 replies • 13394 views
  • Discussion

    Unconnected copper

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    4 replies • 16097 views
  • Discussion

    Routing signals under RJ45 connector

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    2 replies • 13485 views
  • Discussion

    PTF File Utiligation

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    1 replies • 13586 views
  • Discussion

    Concept HDL Netlist import

    Category: PCB Design

    By Community Operations

    $usertype

    •

    updated over 17 years ago by Community Operations

    1 replies • 15095 views
  • Discussion

    Translating PCAD files to Cadence

    Category: PCB Design

    By Domitian

    $usertype

    •

    updated over 17 years ago by Domitian

    2 replies • 14704 views
  • Discussion

    Customizing the right mouse button in Allegro

    Category: PCB Design

    By steveO

    $usertype

    •

    updated over 17 years ago by steveO

    2 replies • 14101 views
  • Discussion

    gerber import error

    Category: PCB Design

    By purikku22

    $usertype

    •

    updated over 17 years ago by Cadpro2K

    3 replies • 13696 views
  • Discussion

    DDRII ICs placement

    Category: PCB Design

    By FormerMember

    $usertype

    •

    started over 17 years ago

    0 replies • 5803 views
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information