Home
  • Products
  • Solutions
  • Support
  • Company
  • Products
  • Solutions
  • Support
  • Company
Community PCB Design PSpice How to make Warning disappear in the simulation output file...

Stats

  • Replies 2
  • Subscribers 13
  • Views 1475
  • Members are here 0
More Content

How to make Warning disappear in the simulation output file?

NancyCadence
NancyCadence 5 months ago

Hi Expert,

I have a quick question for PSpice. Do you have any experience for this warning?

After completing the simulation, there is a warning in the simulation output file as below. The simulation result is correct.

 

Do you know what meaning is? How do I know if it is not a subcircuit param?  How to make this warning disappear?

The internal circuit is as below.

Thanks a lot!

Nancy

  • Reply
  • Cancel
  • Cancel
  • Schulz Jordan
    Schulz Jordan 5 months ago

    Can share the model file (.lib) on platform. It seems the model itself might have some issue.

    • Cancel
    • Up 0 Down
    • Reply
    • Cancel
  • NancyCadence
    NancyCadence 5 months ago in reply to Schulz Jordan

    Hi Schulz,

    Yes, you are right. The issue was fixed with updating the model. Thanks for your input!

    Nancy

    • Cancel
    • Up 0 Down
    • Reply
    • Cancel
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2023 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information