I/O Buffer Information Specification known as IBIS is used to behaviorally represent the Input, Output, and I/O buffers of digital ICs. These models characterize a buffer using a collection of DC data (current vs. voltage), as well as transient data (voltage vs. time) in form of I-V and V-t tables.
PSpice users perform SPICE simulation on the complete design, which includes digital ICs whose pin buffer models are available in the IBIS format. To achieve this, the IBIS model needs to be converted to the PSpice model. The translated PSpice model is a sub-circuit that converts the V-I and V-t data from IBIS file to PSpice compatible tables.
The resulting PSpice subcircuit does not have any power pins because they are already included in the subcircuit.
To translate an IBIS model using Model Editor:
In the IBIS/DML File field, specify a .ibs or .dml file to be translated in the IBIS translator dialog box. You can use the Browse button to select the file. A dialog box appears for IBIS to DML generation settings.
Cadence Design Systems