• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      CF202606104231
      CF202606104231 45 Points
    • 2
      avant
      avant 25 Points
    • 3
      SG20260713408
      SG20260713408 20 Points
    • 4
      TL202608111936
      TL202608111936 15 Points
    • 4
      Electro Node
      Electro Node 15 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,523 Points
    • 2
      oldmouldy
      oldmouldy 10,615 Points
    • 3
      eDave
      eDave 7,286 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,178 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    How to create an ipcd356 netlist with greater than 9999 nets ?

    Category: PCB Design

    By FormerMember

    •

    updated over 15 years ago by FormerMember

    5 replies • 14317 views
  • Discussion

    Capture 16.3 Errors

    Category: PCB Design

    By JWWS1

    •

    updated over 15 years ago by oscar migs

    3 replies • 14512 views
  • Discussion

    procedure for gerber file/plot generation of specific layers - OrCAD PCB editor 16.3

    Category: PCB Design

    By CAT8024

    •

    updated over 15 years ago by John Davies

    1 replies • 1912 views
  • Discussion

    multiple copies of the layout - v16.3

    Category: PCB Design

    By shangwu

    •

    started over 15 years ago

    0 replies • 608 views
  • Discussion

    Negative plane sliver check are you using it?

    Category: PCB Design

    By Lost

    •

    started over 15 years ago

    0 replies • 13908 views
  • Discussion

    Hi all

    Category: PCB Design

    By kabalee

    •

    started over 15 years ago

    0 replies • 13531 views
  • Discussion

    Reg: FOOTPRINT DATABSE.

    Category: PCB Design

    By girish

    •

    updated over 15 years ago by girish

    2 replies • 14267 views
  • Discussion

    No padstack specified!

    Category: PCB Design

    By archive

    •

    updated over 15 years ago by carlitos

    6 replies • 21962 views
  • Discussion

    Excellon format and Database units accuracy format relation

    Category: PCB Design

    By kornfind

    •

    started over 15 years ago

    0 replies • 14198 views
  • Discussion

    Orcad sch to Concept HDL

    Category: Allegro X PCB Editor

    By Pongiannan

    •

    updated over 15 years ago by Khurana

    1 replies • 14422 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information