• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      avant
      avant 55 Points
    • 1
      KS202606109251
      KS202606109251 55 Points
    • 3
      BC202603263145
      BC202603263145 26 Points
    • 4
      JV202605125312
      JV202605125312 20 Points
    • 4
      JR202606119023
      JR202606119023 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,598 Points
    • 2
      oldmouldy
      oldmouldy 10,805 Points
    • 3
      eDave
      eDave 7,381 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,453 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Import orcad cis to concept

    Category: PCB Design

    By ELEKVN

    •

    updated over 16 years ago by redwire

    1 replies • 13835 views
  • Discussion

    change package symbol

    Category: PCB Design

    By rlenser

    •

    updated over 16 years ago by redwire

    3 replies • 14992 views
  • Discussion

    Selecting Clines but not VIAs on a net

    Category: PCB Design

    By mvonahnen

    •

    updated over 16 years ago by redwire

    1 replies • 13748 views
  • Discussion

    concept SKILL and renaming nets

    Category: Allegro X PCB Editor

    By kerchunk

    •

    started over 16 years ago

    0 replies • 13756 views
  • Discussion

    Problem in Windows Vista 64 Bit

    Category: PCB Design

    By EMTECH

    •

    updated over 16 years ago by fxffxf

    6 replies • 16205 views
  • Discussion

    System Architect/ PCB XL Refdes mismatch

    Category: PCB Design

    By grrr

    •

    started over 16 years ago

    0 replies • 13589 views
  • Discussion

    Suggest me via stack for 0.5mm pitch BGA

    Category: PCB Design

    By Prasanna

    •

    updated over 16 years ago by redwire

    1 replies • 14150 views
  • Discussion

    How can i make a do file?

    Category: PCB Design

    By Neha Anu

    •

    updated over 16 years ago by Neha Anu

    2 replies • 14288 views
  • Discussion

    .rte files in specctra(allegro version 16.0)

    Category: PCB Design

    By Neha Anu

    •

    updated over 16 years ago by Neha Anu

    8 replies • 4542 views
  • Discussion

    Adding properties in capture

    Category: PCB Design

    By Carvey

    •

    updated over 16 years ago by Carvey

    2 replies • 14112 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information