• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      KS202606109251
      KS202606109251 85 Points
    • 2
      Electro Node
      Electro Node 32 Points
    • 3
      CF202606104231
      CF202606104231 27 Points
    • 4
      Shashank
      Shashank 21 Points
    • 5
      excellon1
      excellon1 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,598 Points
    • 2
      oldmouldy
      oldmouldy 10,805 Points
    • 3
      eDave
      eDave 7,381 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,453 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    A question about Closed Form Via

    Category: PCB Design

    By seongkeun

    •

    started over 17 years ago

    0 replies • 13502 views
  • Discussion

    How to calculate the L value and C value of via?

    Category: PCB Design

    By seongkeun

    •

    started over 17 years ago

    0 replies • 13596 views
  • Discussion

    Electrical constraint

    Category: Allegro X PCB Editor

    By malih

    •

    updated over 17 years ago by malih

    4 replies • 15043 views
  • Discussion

    E- (SPMHGE-82) error while placing part manually

    Category: PCB Design

    By terrylau

    •

    updated over 17 years ago by Cadpro2K

    2 replies • 4613 views
  • Discussion

    shapes on NC pads

    Category: PCB Design

    By jpacd1x

    •

    updated over 17 years ago by jpacd1x

    2 replies • 14151 views
  • Discussion

    color pallette gui missing buttons at bottom of gui

    Category: PCB Design

    By hcowles

    •

    updated over 17 years ago by hcowles

    2 replies • 14204 views
  • Discussion

    Error while converting from Orcad layout(v9.1 to Allegro v16.2)

    Category: PCB Design

    By rame

    •

    updated over 17 years ago by rame

    2 replies • 1209 views
  • Discussion

    Use of a "null" padstack

    Category: PCB Design

    By microsoftpc

    •

    updated over 17 years ago by microsoftpc

    9 replies • 6434 views
  • Discussion

    Allegro HDL free viewer

    Category: PCB Design

    By archive

    •

    updated over 17 years ago by EvanShultz

    5 replies • 18477 views
  • Discussion

    No available via

    Category: PCB Design

    By JPeter

    •

    updated over 17 years ago by JPeter

    3 replies • 19320 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information