• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      steve
      steve 25 Points
    • 2
      Ejlersen
      Ejlersen 20 Points
    • 2
      excellon1
      excellon1 20 Points
    • 4
      HirokiJEM
      HirokiJEM 16 Points
    • 5
      Robert Finley
      Robert Finley 15 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,903 Points
    • 2
      oldmouldy
      oldmouldy 11,035 Points
    • 3
      eDave
      eDave 7,651 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,193 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Swap file out of sync after renaming reference designators

    Category: PCB Design

    By JasonW

    •

    updated over 17 years ago by mcatramb91

    6 replies • 17347 views
  • Discussion

    Generating BOM from PCB File

    Category: Allegro X PCB Editor

    By wERerABbiT

    •

    updated over 17 years ago by redwire

    11 replies • 20353 views
  • Discussion

    DRC reporting phantom Unconnected Pin errors

    Category: PCB Design

    By mvonahnen

    •

    updated over 17 years ago by redwire

    6 replies • 15570 views
  • Discussion

    stencil to PCB tolerance

    Category: PCB Design

    By kingshar

    •

    updated over 17 years ago by Ejlersen

    2 replies • 13537 views
  • Discussion

    DXF output

    Category: PCB Design

    By OLY29

    •

    updated over 17 years ago by steve

    1 replies • 12920 views
  • Discussion

    Question about Cadence PCB Layout

    Category: PCB Design

    By gudusky

    •

    updated over 17 years ago by redwire

    2 replies • 13527 views
  • Discussion

    Sub:Placement

    Category: PCB Design

    By girish

    •

    updated over 17 years ago by tltoth

    1 replies • 645 views
  • Discussion

    Check for lowest value and make a list

    Category: Allegro X PCB Editor

    By Javinder

    •

    updated over 17 years ago by Javinder

    7 replies • 15981 views
  • Discussion

    Aspect Ratio & Min Part Pitch

    Category: Allegro X PCB Editor

    By wERerABbiT

    •

    started over 17 years ago

    0 replies • 545 views
  • Discussion

    Illegal section pin value - Design Entry CIS

    Category: PCB Design

    By sigit

    •

    updated over 17 years ago by sigit

    2 replies • 1409 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information