• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      steve
      steve 25 Points
    • 2
      Ejlersen
      Ejlersen 20 Points
    • 2
      excellon1
      excellon1 20 Points
    • 4
      HirokiJEM
      HirokiJEM 16 Points
    • 5
      Robert Finley
      Robert Finley 15 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,903 Points
    • 2
      oldmouldy
      oldmouldy 11,035 Points
    • 3
      eDave
      eDave 7,651 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,193 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    SI-via parameterization n probing of topology

    Category: PCB Design

    By MAAC

    •

    updated over 17 years ago by MAAC

    2 replies • 13281 views
  • Discussion

    Voids in silkscreen shapes not rendering in gerbers

    Category: PCB Design

    By Mattski

    •

    updated over 17 years ago by redwire

    5 replies • 15288 views
  • Discussion

    CIS issue with netlist creation

    Category: PCB Design

    By Havi

    •

    updated over 17 years ago by John Davies

    1 replies • 13092 views
  • Discussion

    Placing testpoints with properties

    Category: PCB Design

    By Tom33

    •

    started over 17 years ago

    0 replies • 12687 views
  • Discussion

    Report with net_name & node_connects ?

    Category: PCB Design

    By Tom33

    •

    started over 17 years ago

    0 replies • 324 views
  • Discussion

    Defining of planes such as +ve or -ve.

    Category: PCB Design

    By C Shiva

    •

    updated over 17 years ago by C Shiva

    2 replies • 1246 views
  • Discussion

    Creating Module in Allegro

    Category: PCB Design

    By Sammy

    •

    updated over 17 years ago by Khurana

    1 replies • 15034 views
  • Discussion

    Orcad 16 PCB crash

    Category: PCB Design

    By papa chris

    •

    started over 17 years ago

    0 replies • 12673 views
  • Discussion

    Variants in Design Entry

    Category: PCB Design

    By tiffarific

    •

    updated over 17 years ago by redwire

    1 replies • 13907 views
  • Discussion

    Is there any way to control the fonts used in the Allegro menus on Solaris?

    Category: PCB Design

    By mcatramb91

    •

    started over 17 years ago

    0 replies • 12775 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information