• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      oldmouldy
      oldmouldy 45 Points
    • 2
      EDAHut
      EDAHut 30 Points
    • 3
      Hoangkhoipcb
      Hoangkhoipcb 25 Points
    • 4
      Zhifeng Jin
      Zhifeng Jin 20 Points
    • 4
      karthikeyank
      karthikeyank 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,478 Points
    • 2
      oldmouldy
      oldmouldy 10,610 Points
    • 3
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 4
      excellon1
      excellon1 4,103 Points
    • 5
      redwire
      redwire 4,083 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Ver 16.2 -- Highlight where did it go?

    Category: PCB Design

    By redwire

    •

    updated over 17 years ago by redwire

    2 replies • 1006 views
  • Discussion

    NET LIST PROBLEM

    Category: PCB Design

    By girish

    •

    updated over 17 years ago by KeithP

    1 replies • 14018 views
  • Discussion

    formatting output depending on length of object

    Category: Allegro X PCB Editor

    By Ejlersen

    •

    updated over 17 years ago by Ejlersen

    1 replies • 14179 views
  • Discussion

    OrCad Layout To Cadence Translator

    Category: PCB Design

    By LBaker

    •

    updated over 17 years ago by Ejlersen

    4 replies • 17360 views
  • Discussion

    Is there a way to check for unplaced schematic symbol versions?

    Category: PCB Design

    By dollarLoc

    •

    updated over 17 years ago by steve

    1 replies • 14230 views
  • Discussion

    Why does my graphics do this? (Allegro ver 16.01)

    Category: PCB Design

    By Cadpro2K

    •

    updated over 17 years ago by Cadpro2K

    3 replies • 15957 views
  • Discussion

    Tool Hanging

    Category: PCB Design

    By girish

    •

    updated over 17 years ago by girish

    2 replies • 14456 views
  • Discussion

    Errors while loading library files

    Category: PCB Design

    By green

    •

    updated over 17 years ago by Jerry GenPart

    1 replies • 14410 views
  • Discussion

    downrev_library

    Category: PCB Design

    By ilyana

    •

    updated over 17 years ago by steve

    3 replies • 14509 views
  • Discussion

    netlist errors

    Category: PCB Design

    By JETEE

    •

    updated over 17 years ago by JETEE

    2 replies • 15836 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information