• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      steve
      steve 20 Points
    • 1
      Ejlersen
      Ejlersen 20 Points
    • 1
      excellon1
      excellon1 20 Points
    • 4
      HirokiJEM
      HirokiJEM 16 Points
    • 5
      Robert Finley
      Robert Finley 15 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,898 Points
    • 2
      oldmouldy
      oldmouldy 11,035 Points
    • 3
      eDave
      eDave 7,651 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,193 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    How to connect vias in plane if it's voided?

    Category: PCB Design

    By archive

    •

    updated over 17 years ago by archive

    6 replies • 4364 views
  • Discussion

    Allegro PCB Editor 15.7 shortcut key setting

    Category: PCB Design

    By archive

    •

    updated over 17 years ago by archive

    7 replies • 22974 views
  • Discussion

    How to connect vias in plane if its voided?

    Category: PCB Design

    By admin

    •

    started over 17 years ago

    0 replies • 12659 views
  • Discussion

    Allegro Design Entry HDL Irritations (V16.01)

    Category: PCB Design

    By archive

    •

    updated over 17 years ago by archive

    2 replies • 13234 views
  • Discussion

    Hilight burried pads

    Category: Allegro X PCB Editor

    By archive

    •

    updated over 17 years ago by archive

    2 replies • 13474 views
  • Discussion

    How to get the placed padstack path?

    Category: Allegro X PCB Editor

    By archive

    •

    started over 17 years ago

    0 replies • 12766 views
  • Discussion

    How to convert schematics format from HDL to CIS?

    Category: PCB Design

    By archive

    •

    updated over 17 years ago by archive

    1 replies • 13531 views
  • Discussion

    consideration for mixed signal layout

    Category: PCB Design

    By archive

    •

    updated over 17 years ago by archive

    1 replies • 13141 views
  • Discussion

    Regarding setting relative propagation delay

    Category: PCB Design

    By archive

    •

    updated over 17 years ago by archive

    1 replies • 14446 views
  • Discussion

    .in file error in PCB SI or Sigxplorer

    Category: PCB Design

    By archive

    •

    updated over 17 years ago by archive

    1 replies • 12998 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information