• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      CF202606104231
      CF202606104231 51 Points
    • 2
      Zhifeng Jin
      Zhifeng Jin 45 Points
    • 3
      Electro Node
      Electro Node 35 Points
    • 4
      EnthuEDA
      EnthuEDA 31 Points
    • 5
      steve
      steve 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,548 Points
    • 2
      oldmouldy
      oldmouldy 10,730 Points
    • 3
      eDave
      eDave 7,286 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,308 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    UI issues of PCB Environment Editor 17.4

    Category: PCB Design

    By Zhifeng Jin

    •

    started over 4 years ago

    0 replies • 13895 views
  • Discussion

    CIS Standard BOM to Excel 365

    Category: PCB Design

    By NePePCB

    •

    updated over 4 years ago by Zhifeng Jin

    4 replies • 20387 views
  • Discussion

    "net logic" question

    Category: PCB Design

    By masamasa

    •

    updated over 4 years ago by DavidJHutchins

    1 replies • 6379 views
  • Discussion

    No windows cascading in OrCAD Capture 17.4

    Category: PCB Design

    By pas99

    •

    updated over 4 years ago by pas99

    2 replies • 8419 views
  • Discussion

    Unconnected nets

    Category: PCB Design

    By tmd63

    •

    started over 4 years ago

    0 replies • 14119 views
  • Discussion

    Sense line and decoupling capacitors

    Category: PCB Design

    By LSAUGE

    •

    started over 4 years ago

    0 replies • 13481 views
  • Discussion

    Create bounding shape for arcs

    Category: PCB Design

    By L0c0

    •

    updated over 4 years ago by DavidJHutchins

    3 replies • 18348 views
  • Discussion

    Dynamic filled Planes go solid after a Constraints Manager change

    Category: PCB Design

    By Korey

    •

    updated over 4 years ago by Tolly

    2 replies • 21306 views
  • Discussion

    Version upgrade 17.2 to 17.4 - Cadance orcad capture

    Category: PCB Design

    By rdere

    •

    updated over 4 years ago by RFinley

    1 replies • 8576 views
  • Discussion

    Allegro 17.4 always reports new files as created in 17.2

    Category: PCB Design

    By Jason T

    •

    updated over 4 years ago by Jason T

    7 replies • 26274 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information