• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      CF202606104231
      CF202606104231 45 Points
    • 2
      Electro Node
      Electro Node 40 Points
    • 3
      avant
      avant 30 Points
    • 4
      excellon1
      excellon1 21 Points
    • 5
      Siri
      Siri 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,548 Points
    • 2
      oldmouldy
      oldmouldy 10,700 Points
    • 3
      eDave
      eDave 7,286 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,268 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    ERROR - [SPMHOD-29] in Allegro Tool

    Category: PCB Design

    By HirosakiOnda

    •

    updated over 6 years ago by HirosakiOnda

    2 replies • 7134 views
  • Discussion

    Concept doesn't remember reference designators when I import a lower level block in a complex hierarchical schematic.

    Category: PCB Design

    By Burkhert

    •

    updated over 6 years ago by redwire

    1 replies • 1211 views
  • Discussion

    schematic vs netlist vs layout checking(verifying)

    Category: PCB Design

    By Araugel

    •

    updated over 6 years ago by avant

    4 replies • 6015 views
  • Discussion

    Sync .DSN and .BRD

    Category: PCB Design

    By mmoyer777

    •

    updated over 6 years ago by CadAce2K

    1 replies • 16844 views
  • Discussion

    Exposed Pad QFN

    Category: PCB Design

    By jatins

    •

    updated over 6 years ago by avant

    1 replies • 15520 views
  • Discussion

    Multi component cross-probing HDL->PCB

    Category: PCB Design

    By nic92

    •

    started over 6 years ago

    0 replies • 1231 views
  • Discussion

    Trunk routing and breakout both ends

    Category: PCB Design

    By Smart SK

    •

    updated over 6 years ago by Smart SK

    3 replies • 15524 views
  • Discussion

    Is there any way to change the system generated net name in orcad automatically

    Category: PCB Design

    By Fury Mat

    •

    updated over 6 years ago by lopigoretho

    1 replies • 19225 views
  • Discussion

    Orcad Capture - Slow Graphics response on windows 10

    Category: PCB Design

    By excellon1

    •

    updated over 6 years ago by RFinley

    29 replies • 36860 views
  • Discussion

    New element collection for OrCAD 17.2

    Category: PCB Design

    By EASiA

    •

    started over 6 years ago

    0 replies • 13791 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information