• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      CF202606104231
      CF202606104231 45 Points
    • 2
      Electro Node
      Electro Node 40 Points
    • 3
      avant
      avant 30 Points
    • 4
      excellon1
      excellon1 21 Points
    • 5
      Siri
      Siri 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,548 Points
    • 2
      oldmouldy
      oldmouldy 10,700 Points
    • 3
      eDave
      eDave 7,286 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,268 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    cross probing

    Category: PCB Design

    By Kishore007

    •

    updated over 6 years ago by RFinley

    3 replies • 15211 views
  • Discussion

    SigNoise Error/Warning

    Category: PCB Design

    By nhviraj

    •

    updated over 6 years ago by Andrew Beckett

    1 replies • 2483 views
  • Discussion

    Capture CIS TcL question: starting with capGenerateBOM.tcl, how do I access the page name for this instance?

    Category: PCB Design

    By RFinley

    •

    started over 6 years ago

    0 replies • 14441 views
  • Discussion

    OrCAD Capture CIS - Disable Pin Numbers

    Category: PCB Design

    By DYackman

    •

    updated over 6 years ago by DYackman

    2 replies • 4439 views
  • Discussion

    Placing schematic symbols in OrCAD Capture issue

    Category: PCB Design

    By Micheal schenk

    •

    updated over 6 years ago by RFinley

    1 replies • 15496 views
  • Discussion

    Footprint EDIT

    Category: PCB Design

    By jatins

    •

    updated over 6 years ago by RFinley

    1 replies • 14223 views
  • Discussion

    autosave question

    Category: PCB Design

    By masamasa

    •

    started over 6 years ago

    0 replies • 13863 views
  • Discussion

    Where is the Package Properties Spreadsheet

    Category: PCB Design

    By Nikom74

    •

    updated over 6 years ago by Nikom74

    2 replies • 17276 views
  • Discussion

    silkscreen not associated with a pcb symbol

    Category: PCB Design

    By Telesis86

    •

    updated over 6 years ago by avant

    5 replies • 15829 views
  • Discussion

    Locating drill hole

    Category: PCB Design

    By jatins

    •

    updated over 6 years ago by avant

    2 replies • 14635 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information