• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      excellon1
      excellon1 30 Points
    • 2
      steve
      steve 25 Points
    • 3
      Ejlersen
      Ejlersen 20 Points
    • 3
      Robert Finley
      Robert Finley 20 Points
    • 5
      HirokiJEM
      HirokiJEM 16 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,903 Points
    • 2
      oldmouldy
      oldmouldy 11,035 Points
    • 3
      eDave
      eDave 7,651 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,193 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Renaming caused problems with pin pair definitions

    Category: PCB Design

    By aemeehan

    •

    updated over 7 years ago by steve

    1 replies • 12954 views
  • Discussion

    Hide a schematic net name

    Category: PCB Design

    By Neil1234

    •

    updated over 7 years ago by Neil1234

    1 replies • 15743 views
  • Discussion

    Rat shown on via despite connection

    Category: PCB Design

    By Bijanbina

    •

    updated over 7 years ago by Bijanbina

    7 replies • 17454 views
  • Discussion

    OrCAD Capture Data Tip customization

    Category: PCB Design

    By chadga

    •

    updated over 7 years ago by steve

    2 replies • 15641 views
  • Discussion

    "there is no enough memory for this operation" when trying to plot in pcb editor

    Category: PCB Design

    By blackflowers

    •

    updated over 7 years ago by ajithomas

    4 replies • 3620 views
  • Discussion

    Capture crashes when running DRC

    Category: PCB Design

    By alfredojohnson

    •

    updated over 7 years ago by steve

    1 replies • 13384 views
  • Discussion

    Hierarchical ports moving around when adding and the synchronizing up...

    Category: PCB Design

    By UlfK

    •

    updated over 7 years ago by UlfK

    4 replies • 14863 views
  • Discussion

    Auto Rename Ref Des in 17.2 - space between characters?

    Category: PCB Design

    By aemeehan

    •

    updated over 7 years ago by aemeehan

    1 replies • 674 views
  • Discussion

    change Pin size of block in hierarchy design

    Category: PCB Design

    By Carson Yuan

    •

    started over 7 years ago

    0 replies • 13171 views
  • Discussion

    Impedance calculation in inner layers

    Category: PCB Design

    By FormerMember

    •

    updated over 7 years ago by UlfK

    5 replies • 13540 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information