• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      oldmouldy
      oldmouldy 55 Points
    • 2
      excellon1
      excellon1 35 Points
    • 3
      steve
      steve 25 Points
    • 4
      Ejlersen
      Ejlersen 20 Points
    • 4
      Robert Finley
      Robert Finley 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,863 Points
    • 2
      oldmouldy
      oldmouldy 11,055 Points
    • 3
      eDave
      eDave 7,641 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,193 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    mark Option in Orcad library builder

    Category: PCB Design

    By masood1986

    •

    started over 7 years ago

    0 replies • 12833 views
  • Discussion

    Pad Editor thermal pad and anti-pad: when are they applicable?

    Category: PCB Design

    By vavouris

    •

    updated over 7 years ago by mcatramb91

    1 replies • 22831 views
  • Discussion

    Pastemask Keepout in Package

    Category: PCB Design

    By teevskis

    •

    updated over 7 years ago by steve

    5 replies • 14216 views
  • Discussion

    Step mapping

    Category: PCB Design

    By Emmett

    •

    updated over 7 years ago by steve

    3 replies • 14860 views
  • Discussion

    Having the CIS-List sorted?

    Category: PCB Design

    By UlfK

    •

    updated over 7 years ago by steve

    1 replies • 12994 views
  • Discussion

    Vias and Soldermask

    Category: PCB Design

    By teevskis

    •

    updated over 7 years ago by steve

    1 replies • 14292 views
  • Discussion

    configure the Symbol_MaxSymSize directive in the setup.cpm

    Category: PCB Design

    By RCG Jon

    •

    updated over 7 years ago by RCG Jon

    3 replies • 13827 views
  • Discussion

    Create PCB footprint

    Category: Allegro X PCB Editor

    By WongWingJoshua

    •

    updated over 7 years ago by eDave

    1 replies • 13271 views
  • Discussion

    Where is the paid-for Allegro-Physical Viewer Plus in 17.2?

    Category: PCB Design

    By Robert Finley

    •

    updated over 7 years ago by Robert Finley

    2 replies • 15379 views
  • Discussion

    sigxplorer stimulus setting question

    Category: PCB Design

    By ColinLiu

    •

    updated over 7 years ago by oldmouldy

    1 replies • 13517 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information