• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      CF202606104231
      CF202606104231 45 Points
    • 2
      Electro Node
      Electro Node 40 Points
    • 3
      avant
      avant 30 Points
    • 4
      SG20260713408
      SG20260713408 20 Points
    • 4
      TL202608111936
      TL202608111936 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,533 Points
    • 2
      oldmouldy
      oldmouldy 10,680 Points
    • 3
      eDave
      eDave 7,286 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,238 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    SigXp -> CM

    Category: PCB Design

    By tltoth

    •

    updated over 7 years ago by tltoth

    1 replies • 1063 views
  • Discussion

    China Guangzhou International PCB and SMT Technology Exhibition 2012

    Category: PCB Design

    By Jacob Kong

    •

    updated over 7 years ago by WellPCB

    4 replies • 15149 views
  • Discussion

    How to create a title block?

    Category: PCB Design

    By PaoloUoB

    •

    updated over 7 years ago by mcatramb91

    7 replies • 24810 views
  • Discussion

    Down Rev from 17.2 to 16.6

    Category: PCB Design

    By Tan131

    •

    updated over 7 years ago by Chise

    2 replies • 17737 views
  • Discussion

    Windows10 - Pad Editor crashes, everytime.

    Category: PCB Design

    By ChrisTait

    •

    updated over 7 years ago by excellon1

    1 replies • 1568 views
  • Discussion

    How to Hide Hierarchical Ports for Isolated Power Rails

    Category: PCB Design

    By Allan M

    •

    updated over 7 years ago by Dave P

    8 replies • 20616 views
  • Discussion

    OrCAD capture Netlisting error

    Category: PCB Design

    By Lulaz

    •

    updated over 7 years ago by nichguez

    1 replies • 26950 views
  • Discussion

    Cadence Allegro 17.2 - Shape to board outline clearances.

    Category: PCB Design

    By ChrisTait

    •

    updated over 7 years ago by redwire

    4 replies • 5308 views
  • Discussion

    Orcad Layout importing a .MAX file into footprint library

    Category: PCB Design

    By lakers024

    •

    updated over 7 years ago by oldmouldy

    1 replies • 15961 views
  • Discussion

    How to simulate a PCB with PSpice

    Category: PCB Design

    By zfan

    •

    started over 7 years ago

    0 replies • 15120 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information