• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      CF202606104231
      CF202606104231 45 Points
    • 2
      Electro Node
      Electro Node 40 Points
    • 3
      avant
      avant 30 Points
    • 4
      SG20260713408
      SG20260713408 20 Points
    • 4
      TL202608111936
      TL202608111936 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,533 Points
    • 2
      oldmouldy
      oldmouldy 10,680 Points
    • 3
      eDave
      eDave 7,286 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,238 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    pinpair-Min/Max propagation delay

    Category: PCB Design

    By wecan

    •

    started over 8 years ago

    0 replies • 1267 views
  • Discussion

    Rules Checker HDL error trying to compile custom rule

    Category: PCB Design

    By EricCraft

    •

    updated over 8 years ago by oldmouldy

    3 replies • 14888 views
  • Discussion

    Orcad Capture - Display multiple Attribuites

    Category: PCB Design

    By Tmills

    •

    updated over 8 years ago by Tmills

    2 replies • 4152 views
  • Discussion

    Via Structure on Bottom Layer

    Category: PCB Design

    By Bijanbina

    •

    updated over 8 years ago by Master Shifu

    1 replies • 14564 views
  • Discussion

    Separate legend for plated and non-plated drills

    Category: PCB Design

    By Lock2002

    •

    updated over 8 years ago by Master Shifu

    2 replies • 14421 views
  • Discussion

    STEP model mapping

    Category: PCB Design

    By Danny17

    •

    updated over 8 years ago by Master Shifu

    1 replies • 15121 views
  • Discussion

    Copper Pour Clearance Clarification

    Category: PCB Design

    By lakers024

    •

    updated over 8 years ago by oldmouldy

    1 replies • 15793 views
  • Discussion

    How to make a shared prefprops.txt file.

    Category: PCB Design

    By joma

    •

    started over 8 years ago

    0 replies • 14006 views
  • Discussion

    How to change Copper pour spacing in PCB layout for ORCAD layout

    Category: PCB Design

    By lakers024

    •

    updated over 8 years ago by excellon1

    1 replies • 18560 views
  • Discussion

    Print pdf with Orcad 10.5 search for a word

    Category: PCB Design

    By Filo88

    •

    updated over 8 years ago by oldmouldy

    1 replies • 14803 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information