• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      CF202606104231
      CF202606104231 45 Points
    • 2
      Electro Node
      Electro Node 40 Points
    • 3
      avant
      avant 30 Points
    • 4
      SG20260713408
      SG20260713408 20 Points
    • 4
      TL202608111936
      TL202608111936 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,533 Points
    • 2
      oldmouldy
      oldmouldy 10,680 Points
    • 3
      eDave
      eDave 7,286 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,238 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    TCL command to select value in object properties filter list.

    Category: Allegro X PCB Editor

    By joma

    •

    started over 8 years ago

    0 replies • 15256 views
  • Discussion

    Page Order in Hierarchical Design DE-CIS 17.2

    Category: PCB Design

    By Robbie T

    •

    updated over 8 years ago by DocBrown

    1 replies • 14200 views
  • Discussion

    How do I change drill hole size for VIA on ORCAD layout 16 ?

    Category: PCB Design

    By lakers024

    •

    updated over 8 years ago by Tmills

    2 replies • 20466 views
  • Discussion

    Linux - PowerSI 2017 issues

    Category: PCB Design

    By Mfernandez

    •

    updated over 8 years ago by oldmouldy

    1 replies • 1357 views
  • Discussion

    Is it possible show origin in Allegro

    Category: PCB Design

    By archive

    •

    updated over 8 years ago by oldmouldy

    8 replies • 25598 views
  • Discussion

    Move components / block to new page, keep annotation?

    Category: PCB Design

    By zainka

    •

    updated over 8 years ago by Lock2002

    4 replies • 15907 views
  • Discussion

    Place Bound being added automatically to symbol without one - 3D View

    Category: PCB Design

    By Sagetech

    •

    updated over 8 years ago by Lock2002

    1 replies • 1550 views
  • Discussion

    Smart value CLR feature in CIP-E database

    Category: PCB Design

    By Cantstandya

    •

    updated over 8 years ago by Cantstandya

    2 replies • 14764 views
  • Discussion

    Creating Context File

    Category: Allegro X Scripting - Skill

    By EMperson

    •

    updated over 8 years ago by eDave

    7 replies • 18633 views
  • Discussion

    Creating a output of every DRC used on a design in Allegro 16.6.

    Category: Allegro X Scripting - Skill

    By tmd63

    •

    updated over 8 years ago by eDave

    1 replies • 9079 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information