• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      oldmouldy
      oldmouldy 45 Points
    • 2
      RJ202412171240
      RJ202412171240 25 Points
    • 2
      MZ20250602835
      MZ20250602835 25 Points
    • 4
      JL202601056745
      JL202601056745 20 Points
    • 4
      JohnFr38
      JohnFr38 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,828 Points
    • 2
      oldmouldy
      oldmouldy 11,045 Points
    • 3
      eDave
      eDave 7,596 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,138 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Hide bias voltages

    Category: PCB Design

    By FormerMember

    •

    updated over 8 years ago by FormerMember

    1 replies • 8105 views
  • Discussion

    HOW TO ADD VOID TEXT IN COPPER POUR

    Category: PCB Design

    By PCBS

    •

    updated over 8 years ago by eDave

    2 replies • 14136 views
  • Discussion

    ERROR(ORNET-1113): Bad PSpice net name on part U5

    Category: PCB Design

    By imdc

    •

    updated over 8 years ago by MotoRider

    2 replies • 4585 views
  • Discussion

    ERC Error: "Output Connected to Bidirectional Port"

    Category: PCB Design

    By kbalaji

    •

    started over 8 years ago

    0 replies • 2620 views
  • Discussion

    Creating complex shapes and importing them from .DXF ino pad shapes...

    Category: PCB Design

    By UlfK

    •

    updated over 8 years ago by steve

    1 replies • 14049 views
  • Discussion

    Allegro Design Entry HDL 16.6 Hierarchy - How does it work

    Category: PCB Design

    By tmd63

    •

    started over 8 years ago

    0 replies • 992 views
  • Discussion

    Text Line Outside Extent and reuse module

    Category: PCB Design

    By KenEdwards

    •

    updated over 8 years ago by oldmouldy

    1 replies • 13522 views
  • Discussion

    PCB Editor layer transparency not working right

    Category: PCB Design

    By PascalVM

    •

    updated over 8 years ago by steve

    2 replies • 14948 views
  • Discussion

    Defining and using vias

    Category: PCB Design

    By ClydeS

    •

    updated over 8 years ago by oldmouldy

    1 replies • 13043 views
  • Discussion

    Help with understanding of vsin source in PSPICE

    Category: PCB Design

    By imo029

    •

    updated over 8 years ago by oldmouldy

    4 replies • 23170 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information