• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      CF202606104231
      CF202606104231 45 Points
    • 2
      Electro Node
      Electro Node 40 Points
    • 3
      avant
      avant 30 Points
    • 4
      SG20260713408
      SG20260713408 20 Points
    • 4
      TL202608111936
      TL202608111936 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,528 Points
    • 2
      oldmouldy
      oldmouldy 10,615 Points
    • 3
      eDave
      eDave 7,286 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,213 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Parse a line in XML format

    Category: Allegro X PCB Editor

    By joma

    •

    updated over 9 years ago by DavidJHutchins

    3 replies • 15401 views
  • Discussion

    How to modify default package configuration in APD

    Category: Allegro X APD

    By migrg

    •

    started over 9 years ago

    0 replies • 14720 views
  • Discussion

    How to gett Pin Logical path

    Category: Allegro X PCB Editor

    By seyerfred

    •

    updated over 9 years ago by seyerfred

    2 replies • 15070 views
  • Discussion

    Changes to Tcl in 17.2

    Category: PCB Design

    By fsdb

    •

    updated over 9 years ago by oldmouldy

    1 replies • 14918 views
  • Discussion

    How to restore "old" Junction behavior?

    Category: PCB Design

    By redwire

    •

    updated over 9 years ago by redwire

    2 replies • 2238 views
  • Discussion

    Valor is looping

    Category: PCB Design

    By Catmom5

    •

    updated over 9 years ago by oldmouldy

    1 replies • 14437 views
  • Discussion

    DRC Errors - Line-to-shape spacing

    Category: PCB Design

    By Fras

    •

    updated over 9 years ago by Fras

    2 replies • 2507 views
  • Discussion

    OrCAD Symbol Color Macro

    Category: PCB Design

    By ZetaZero

    •

    updated over 9 years ago by ZetaZero

    2 replies • 15279 views
  • Discussion

    tcl Orcad 17.2 : RuntimeError Command Requires SchematicView

    Category: PCB Design

    By spirentgabe

    •

    updated over 9 years ago by oldmouldy

    1 replies • 15206 views
  • Discussion

    OrCAD PCB Designer with Windows 10 Creators Update

    Category: PCB Design

    By brgr

    •

    updated over 9 years ago by oldmouldy

    1 replies • 14740 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information