• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      oldmouldy
      oldmouldy 60 Points
    • 2
      MZ20250602835
      MZ20250602835 45 Points
    • 3
      steve
      steve 40 Points
    • 4
      RJ202412171240
      RJ202412171240 25 Points
    • 5
      JohnFr38
      JohnFr38 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,868 Points
    • 2
      oldmouldy
      oldmouldy 11,060 Points
    • 3
      eDave
      eDave 7,596 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,138 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    edit an old title block in allegro 17.2

    Category: PCB Design

    By tracemhos

    •

    updated over 9 years ago by steve

    3 replies • 14725 views
  • Discussion

    Some net names changed?

    Category: PCB Design

    By Hossein1357

    •

    updated over 9 years ago by oldmouldy

    1 replies • 14015 views
  • Discussion

    Setting drafting parameters in skill

    Category: Allegro X PCB Editor

    By jwhend

    •

    started over 9 years ago

    0 replies • 12904 views
  • Discussion

    Gloss line allows DRC?

    Category: PCB Design

    By PaoloUoB

    •

    updated over 9 years ago by Soundman99

    1 replies • 13551 views
  • Discussion

    Deleted reference desingators setting

    Category: PCB Design

    By DAAS

    •

    updated over 9 years ago by DAAS

    3 replies • 14720 views
  • Discussion

    How Can see PCB footprint in OrCAD Schematic?

    Category: PCB Design

    By Hossein1357

    •

    updated over 9 years ago by steve

    3 replies • 18679 views
  • Discussion

    Schematic to PCB design

    Category: PCB Design

    By nknandha

    •

    updated over 9 years ago by steve

    1 replies • 13196 views
  • Discussion

    Large selection area of a schematic symbol!...

    Category: PCB Design

    By Hossein1357

    •

    updated over 9 years ago by Hossein1357

    2 replies • 14281 views
  • Discussion

    Exposed trace length?

    Category: PCB Design

    By 55STRAT

    •

    updated over 9 years ago by steve

    1 replies • 14100 views
  • Discussion

    extract netclass of net using extracta

    Category: Allegro X PCB Editor

    By D912349

    •

    updated over 9 years ago by D912349

    4 replies • 14410 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information