• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      avant
      avant 55 Points
    • 1
      KS202606109251
      KS202606109251 55 Points
    • 3
      BC202603263145
      BC202603263145 26 Points
    • 4
      JV202605125312
      JV202605125312 20 Points
    • 4
      JR202606119023
      JR202606119023 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,598 Points
    • 2
      oldmouldy
      oldmouldy 10,805 Points
    • 3
      eDave
      eDave 7,381 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,453 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Create a DRC for Ref Des under part.

    Category: PCB Design

    By RBATES15

    •

    updated over 9 years ago by eDave

    1 replies • 13932 views
  • Discussion

    Netlisting error - part references across multiple instances of hierarchical blocks

    Category: PCB Design

    By FormerMember

    •

    updated over 9 years ago by FormerMember

    2 replies • 4801 views
  • Discussion

    Pass Parameter Value to Hierarchical Schematic Part

    Category: PCB Design

    By teevskis

    •

    updated over 9 years ago by oldmouldy

    5 replies • 17783 views
  • Discussion

    How to link matlab and pspice??

    Category: PCB Design

    By imdc

    •

    updated over 9 years ago by oldmouldy

    1 replies • 14714 views
  • Discussion

    List ambigous parts in tcl

    Category: PCB Design

    By fsdb

    •

    updated over 9 years ago by fsdb

    4 replies • 15792 views
  • Discussion

    How to use axlSpreadsheetDefineCell

    Category: Allegro X PCB Editor

    By JasonCheng

    •

    updated over 9 years ago by eDave

    3 replies • 14422 views
  • Discussion

    List of classes

    Category: PCB Design

    By Yanko

    •

    updated over 9 years ago by oldmouldy

    2 replies • 15118 views
  • Discussion

    pspice simulation not proceeding further.

    Category: PCB Design

    By imdc

    •

    updated over 9 years ago by oldmouldy

    1 replies • 15933 views
  • Discussion

    Dbdoctor Error won't clear

    Category: PCB Design

    By RBATES15

    •

    updated over 9 years ago by RBATES15

    1 replies • 3880 views
  • Discussion

    17.2 alias key problems

    Category: PCB Design

    By Lennie

    •

    updated over 9 years ago by oldmouldy

    1 replies • 13993 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information