• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      MZ20250602835
      MZ20250602835 51 Points
    • 2
      steve
      steve 40 Points
    • 3
      JCTEYSSIER0
      JCTEYSSIER0 25 Points
    • 4
      RJ202412171240
      RJ202412171240 20 Points
    • 4
      JohnFr38
      JohnFr38 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,848 Points
    • 2
      oldmouldy
      oldmouldy 11,015 Points
    • 3
      eDave
      eDave 7,576 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,113 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Re-numbering pins

    Category: PCB Design

    By morgan23

    •

    updated over 9 years ago by morgan23

    2 replies • 15360 views
  • Discussion

    Issue with duplicated Pspice model -Full version of Cadence 16.5

    Category: PCB Design

    By TOM12345

    •

    started over 9 years ago

    0 replies • 315 views
  • Discussion

    DRC Troubles. Same net spacing. Thermal connects

    Category: PCB Design

    By Delf13

    •

    updated over 9 years ago by Delf13

    15 replies • 13502 views
  • Discussion

    Create custom VAC-Source in pspice

    Category: PCB Design

    By komase

    •

    updated over 9 years ago by komase

    2 replies • 17708 views
  • Discussion

    Need help in verilog file creation

    Category: PCB Design

    By mahee424

    •

    updated over 9 years ago by wijnaldum

    1 replies • 13922 views
  • Discussion

    Unable to open .sch file in Orcad Lite 16.6.

    Category: PCB Design

    By Ansh15

    •

    updated over 9 years ago by luvishis

    4 replies • 16582 views
  • Discussion

    DRC ERROR LINE TO SHAPE SPACING

    Category: PCB Design

    By aBhi22

    •

    updated over 9 years ago by oldmouldy

    4 replies • 14665 views
  • Discussion

    diode breakdown current

    Category: PCB Design

    By greg91

    •

    updated over 9 years ago by tltoth

    1 replies • 13556 views
  • Discussion

    Recommend the stackup and layers for HDI PCB

    Category: PCB Design

    By jaljal

    •

    started over 9 years ago

    0 replies • 13484 views
  • Discussion

    Automatic Capture.ini setup for database configuration

    Category: PCB Design

    By aricbeaver

    •

    updated over 9 years ago by aricbeaver

    4 replies • 15822 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information