• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      ltoohey
      ltoohey 66 Points
    • 2
      MZ20250602835
      MZ20250602835 62 Points
    • 3
      oldmouldy
      oldmouldy 55 Points
    • 4
      steve
      steve 45 Points
    • 4
      JCTEYSSIER0
      JCTEYSSIER0 45 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,823 Points
    • 2
      oldmouldy
      oldmouldy 11,015 Points
    • 3
      eDave
      eDave 7,551 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,236 Points
    • 5
      redwire
      redwire 5,078 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Revision Number Alias

    Category: Allegro X PCB Editor

    By nimoster

    •

    updated over 11 years ago by B Bruekers

    1 replies • 13611 views
  • Discussion

    OrCAD Capture "Update Cache" not working?

    Category: PCB Design

    By B Price

    •

    updated over 11 years ago by galok

    14 replies • 27508 views
  • Discussion

    Can i change font in the Allegro PCB Editor?

    Category: PCB Design

    By Dhamodharann

    •

    started over 11 years ago

    0 replies • 13796 views
  • Discussion

    How can i create a netlist from only one of multiple schematic?

    Category: PCB Design

    By Usane

    •

    updated over 11 years ago by Usane

    2 replies • 15768 views
  • Discussion

    Constraint Parallel Rules

    Category: PCB Design

    By darrduq

    •

    started over 11 years ago

    0 replies • 12852 views
  • Discussion

    Can Cadence find out the incorrect-connecting : Two Alias on the same wire

    Category: PCB Design

    By xiaoyi594

    •

    updated over 11 years ago by xiaoyi594

    2 replies • 14361 views
  • Discussion

    dxf update

    Category: PCB Design

    By Csizi

    •

    updated over 11 years ago by Csizi

    2 replies • 13212 views
  • Discussion

    Skill Debugger

    Category: Allegro X PCB Editor

    By ageraci

    •

    started over 11 years ago

    0 replies • 12868 views
  • Discussion

    extracting director from fully-qualified-file-name using rexCompile

    Category: Allegro X PCB Editor

    By knuhcrek

    •

    updated over 11 years ago by B Bruekers

    2 replies • 13651 views
  • Discussion

    Route and Package Keepin Different on Top and Bottom

    Category: PCB Design

    By teevskis

    •

    updated over 11 years ago by teevskis

    4 replies • 16312 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information