• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      avant
      avant 55 Points
    • 1
      KS202606109251
      KS202606109251 55 Points
    • 3
      BC202603263145
      BC202603263145 26 Points
    • 4
      JV202605125312
      JV202605125312 20 Points
    • 4
      JR202606119023
      JR202606119023 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,598 Points
    • 2
      oldmouldy
      oldmouldy 10,805 Points
    • 3
      eDave
      eDave 7,381 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,453 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Pan Scroll and mouse center button.

    Category: PCB Design

    By Lennie

    •

    updated over 11 years ago by Lennie

    2 replies • 17839 views
  • Discussion

    Inquiry about Setting of Concept HDL 16.6

    Category: PCB Design

    By theway

    •

    started over 11 years ago

    0 replies • 13899 views
  • Discussion

    Routing of DDR2/DDR3 Memory

    Category: PCB Design

    By Anonymous

    •

    updated over 11 years ago by chads108

    2 replies • 2136 views
  • Discussion

    Get value of component by SKILL

    Category: PCB Design

    By DHung

    •

    updated over 11 years ago by DHung

    1 replies • 14229 views
  • Discussion

    PSMPATH and subdirectories

    Category: PCB Design

    By Lennie

    •

    updated over 11 years ago by redwire

    3 replies • 16016 views
  • Discussion

    Reuse the same circuit in multiple PCB designs

    Category: PCB Design

    By KRISHNAN DURAI

    •

    updated over 11 years ago by elivs

    3 replies • 14473 views
  • Discussion

    Need advice on creating assembly drawings

    Category: PCB Design

    By Carvey

    •

    updated over 11 years ago by elivs

    4 replies • 16491 views
  • Discussion

    Concept HDL Settings

    Category: PCB Design

    By Thomas J

    •

    updated over 11 years ago by Thomas J

    2 replies • 17732 views
  • Discussion

    Routed Trace not visible Dynamically

    Category: PCB Design

    By RKARTHI

    •

    updated over 11 years ago by chads108

    1 replies • 13935 views
  • Discussion

    Netlist error

    Category: PCB Design

    By JohnEE

    •

    updated over 11 years ago by JohnEE

    13 replies • 24239 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information