• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      CF202606104231
      CF202606104231 45 Points
    • 2
      Electro Node
      Electro Node 40 Points
    • 3
      avant
      avant 25 Points
    • 4
      SG20260713408
      SG20260713408 20 Points
    • 4
      TL202608111936
      TL202608111936 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,528 Points
    • 2
      oldmouldy
      oldmouldy 10,615 Points
    • 3
      eDave
      eDave 7,286 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,213 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Inquiry about Setting of Concept HDL 16.6

    Category: PCB Design

    By theway

    •

    started over 11 years ago

    0 replies • 13963 views
  • Discussion

    Routing of DDR2/DDR3 Memory

    Category: PCB Design

    By Anonymous

    •

    updated over 11 years ago by chads108

    2 replies • 2207 views
  • Discussion

    Get value of component by SKILL

    Category: PCB Design

    By DHung

    •

    updated over 11 years ago by DHung

    1 replies • 14345 views
  • Discussion

    PSMPATH and subdirectories

    Category: PCB Design

    By Lennie

    •

    updated over 11 years ago by redwire

    3 replies • 16252 views
  • Discussion

    Reuse the same circuit in multiple PCB designs

    Category: PCB Design

    By KRISHNAN DURAI

    •

    updated over 11 years ago by elivs

    3 replies • 14599 views
  • Discussion

    Need advice on creating assembly drawings

    Category: PCB Design

    By Carvey

    •

    updated over 11 years ago by elivs

    4 replies • 16784 views
  • Discussion

    Concept HDL Settings

    Category: PCB Design

    By Thomas J

    •

    updated over 11 years ago by Thomas J

    2 replies • 18128 views
  • Discussion

    Routed Trace not visible Dynamically

    Category: PCB Design

    By RKARTHI

    •

    updated over 11 years ago by chads108

    1 replies • 14010 views
  • Discussion

    Netlist error

    Category: PCB Design

    By JohnEE

    •

    updated over 11 years ago by JohnEE

    13 replies • 24792 views
  • Discussion

    PCB plot in Print Manager problem

    Category: PCB Design

    By LOR75

    •

    updated over 11 years ago by oldmouldy

    6 replies • 16421 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information