• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      ltoohey
      ltoohey 66 Points
    • 2
      MZ20250602835
      MZ20250602835 62 Points
    • 3
      oldmouldy
      oldmouldy 55 Points
    • 4
      steve
      steve 45 Points
    • 4
      JCTEYSSIER0
      JCTEYSSIER0 45 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,823 Points
    • 2
      oldmouldy
      oldmouldy 11,015 Points
    • 3
      eDave
      eDave 7,551 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,236 Points
    • 5
      redwire
      redwire 5,078 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Missing Ref Des, or invisible

    Category: PCB Design

    By dsfii

    •

    updated over 11 years ago by redwire

    2 replies • 14752 views
  • Discussion

    bare die on pcb

    Category: PCB Design

    By arummler

    •

    updated over 11 years ago by RTMORA2

    2 replies • 16388 views
  • Discussion

    Generate OrCAD Netlist and BOM from Command Line

    Category: PCB Design

    By iWaldo

    •

    updated over 11 years ago by oldmouldy

    1 replies • 16538 views
  • Discussion

    How can i make a ring(donut) void in allegro pcb editor.

    Category: PCB Design

    By Usane

    •

    updated over 11 years ago by Hossein1357

    5 replies • 2663 views
  • Discussion

    Can assign a net to a pin in Allegro PCB

    Category: PCB Design

    By Hossein1357

    •

    updated over 11 years ago by Hossein1357

    2 replies • 17501 views
  • Discussion

    Component reports w.r.t type smd or TH

    Category: PCB Design

    By MAAC

    •

    updated over 11 years ago by steve

    1 replies • 13551 views
  • Discussion

    Propagation Delay OrCAD PCB Editor 16.6

    Category: PCB Design

    By Scharppe

    •

    updated over 11 years ago by Scharppe

    2 replies • 14483 views
  • Discussion

    In footprint creation,component place outline in global layer is possible ?

    Category: PCB Design

    By Dhamodharann

    •

    updated over 11 years ago by Dhamodharann

    2 replies • 1151 views
  • Discussion

    Schematic symbol pin name. OrCAD 16.3

    Category: PCB Design

    By HoRangHam

    •

    updated over 11 years ago by Dhamodharann

    3 replies • 16329 views
  • Discussion

    Export .art file

    Category: Allegro X PCB Editor

    By KARPCB

    •

    started over 11 years ago

    0 replies • 13616 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information