• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      ltoohey
      ltoohey 66 Points
    • 2
      MZ20250602835
      MZ20250602835 62 Points
    • 3
      oldmouldy
      oldmouldy 55 Points
    • 4
      steve
      steve 45 Points
    • 4
      JCTEYSSIER0
      JCTEYSSIER0 45 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,823 Points
    • 2
      oldmouldy
      oldmouldy 11,015 Points
    • 3
      eDave
      eDave 7,551 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,236 Points
    • 5
      redwire
      redwire 5,078 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    To get extents of place bound shape of a part

    Category: Allegro X PCB Editor

    By ShilpaReddy

    •

    updated over 11 years ago by myeda

    1 replies • 14072 views
  • Discussion

    Mounting hole Centering

    Category: PCB Design

    By nathstevenson

    •

    updated over 11 years ago by steve

    4 replies • 15409 views
  • Discussion

    funckey

    Category: PCB Design

    By docb

    •

    updated over 11 years ago by docb

    2 replies • 13500 views
  • Discussion

    Allegro Design Entry CIS - "Select entire net does not work on separate pages"

    Category: PCB Design

    By phandinh1508

    •

    updated over 11 years ago by phandinh1508

    4 replies • 2550 views
  • Discussion

    Shape void element backoff

    Category: PCB Design

    By eephillip

    •

    started over 11 years ago

    0 replies • 13775 views
  • Discussion

    Problem with D-latch pspice netlist

    Category: PCB Design

    By rajrevanth61

    •

    updated over 11 years ago by eeperry

    2 replies • 14278 views
  • Discussion

    How to set the DRC parameters with In Allegro Constraint Manager?

    Category: PCB Design

    By Dhamodharann

    •

    started over 11 years ago

    0 replies • 13132 views
  • Discussion

    How to use the thieving parameter in pcb?

    Category: PCB Design

    By Dhamodharann

    •

    updated over 11 years ago by Dhamodharann

    2 replies • 15056 views
  • Discussion

    Footprint not showed

    Category: PCB Design

    By NoSeMeOcurre

    •

    updated over 11 years ago by Dhamodharann

    1 replies • 13244 views
  • Discussion

    How to use the Orcad Capture TCL command to find Objects connect by a selecting wire

    Category: PCB Design

    By Cheeee

    •

    started over 11 years ago

    0 replies • 14626 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information