• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      avant
      avant 55 Points
    • 1
      KS202606109251
      KS202606109251 55 Points
    • 3
      BC202603263145
      BC202603263145 26 Points
    • 4
      JV202605125312
      JV202605125312 20 Points
    • 4
      JR202606119023
      JR202606119023 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,598 Points
    • 2
      oldmouldy
      oldmouldy 10,805 Points
    • 3
      eDave
      eDave 7,381 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,453 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    PSpice Model for a 4017 Decade Counter?

    Category: PCB Design

    By Sailmike

    •

    updated over 11 years ago by oandewaal

    10 replies • 23502 views
  • Discussion

    DXF output from Orcad Capture

    Category: PCB Design

    By wolfeman

    •

    updated over 11 years ago by oldmouldy

    1 replies • 17097 views
  • Discussion

    DXF output from Capture

    Category: PCB Design

    By wolfeman

    •

    started over 11 years ago

    0 replies • 13516 views
  • Discussion

    4 Layer PCB First Time

    Category: PCB Design

    By zquinn3

    •

    updated over 11 years ago by steve

    9 replies • 19927 views
  • Discussion

    Create Netlist removes some net members of a Net-Class

    Category: PCB Design

    By Hossein1357

    •

    updated over 11 years ago by Hossein1357

    3 replies • 14863 views
  • Discussion

    Cadence Allegro Menu customization

    Category: PCB Design

    By PraveenKumar R

    •

    updated over 11 years ago by chads108

    4 replies • 15585 views
  • Discussion

    E- Can't find window; form.nc_drill

    Category: Allegro X PCB Editor

    By KARPCB

    •

    updated over 11 years ago by KARPCB

    2 replies • 1399 views
  • Discussion

    Recommended 3D Software from ORCAD

    Category: PCB Design

    By Ron Cohen

    •

    started over 11 years ago

    0 replies • 13727 views
  • Discussion

    How to change Ref. designator size

    Category: PCB Design

    By Prasanna

    •

    updated over 11 years ago by steve

    6 replies • 22025 views
  • Discussion

    (ELIC) Every Layer Micro-Via Stack-Up

    Category: PCB Design

    By CCR77

    •

    updated over 11 years ago by Bartchou

    4 replies • 16099 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information