• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      ltoohey
      ltoohey 66 Points
    • 2
      oldmouldy
      oldmouldy 55 Points
    • 3
      MZ20250602835
      MZ20250602835 52 Points
    • 4
      Hoangkhoipcb
      Hoangkhoipcb 50 Points
    • 4
      JCTEYSSIER0
      JCTEYSSIER0 50 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,763 Points
    • 2
      oldmouldy
      oldmouldy 10,985 Points
    • 3
      eDave
      eDave 7,536 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,236 Points
    • 5
      redwire
      redwire 5,068 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    ERROR CAP0049

    Category: PCB Design

    By IPerino

    •

    updated over 11 years ago by oldmouldy

    1 replies • 14198 views
  • Discussion

    Create Via library

    Category: PCB Design

    By Yoda5939

    •

    updated over 11 years ago by VincentS

    1 replies • 13122 views
  • Discussion

    Hierarchical design

    Category: PCB Design

    By Nirthya

    •

    updated over 11 years ago by VincentS

    1 replies • 13312 views
  • Discussion

    Routing over voids

    Category: PCB Design

    By patricksingr

    •

    updated over 11 years ago by oldmouldy

    1 replies • 14722 views
  • Discussion

    I lose waived DRCs during refresh; need skill code

    Category: Allegro X PCB Editor

    By patricksingr

    •

    updated over 11 years ago by eDave

    3 replies • 14725 views
  • Discussion

    .drl file generation reg.

    Category: PCB Design

    By sreebabu1992

    •

    updated over 11 years ago by Hossein1357

    4 replies • 18791 views
  • Discussion

    library pointer

    Category: PCB Design

    By rwetz

    •

    updated over 11 years ago by oldmouldy

    1 replies • 13466 views
  • Discussion

    app mode

    Category: Allegro X PCB Editor

    By D912349

    •

    updated over 11 years ago by eDave

    1 replies • 13814 views
  • Discussion

    PSPICE A/D - operations on two waveforms from two different simulations

    Category: PCB Design

    By Viswanathan

    •

    updated over 11 years ago by Viswanathan

    2 replies • 1159 views
  • Discussion

    [APD] how to retrieve values from constraint manager

    Category: Allegro X PCB Editor

    By Guye

    •

    updated over 11 years ago by Kadar

    1 replies • 13841 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information