• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      avant
      avant 55 Points
    • 1
      KS202606109251
      KS202606109251 55 Points
    • 3
      BC202603263145
      BC202603263145 26 Points
    • 4
      JV202605125312
      JV202605125312 20 Points
    • 4
      JR202606119023
      JR202606119023 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,598 Points
    • 2
      oldmouldy
      oldmouldy 10,805 Points
    • 3
      eDave
      eDave 7,381 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,453 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Wirebond and Flip Chip design in SiP to ODB++ output

    Category: PCB Design

    By Sam Mirza

    •

    started over 12 years ago

    0 replies • 14234 views
  • Discussion

    Need Help with fillet in allegro pcb

    Category: PCB Design

    By Aaronharuna

    •

    updated over 12 years ago by Hossein1357

    6 replies • 19562 views
  • Discussion

    Cross-Probing

    Category: PCB Design

    By Yoda5939

    •

    updated over 12 years ago by Yoda5939

    4 replies • 15171 views
  • Discussion

    Vias in Symbol

    Category: PCB Design

    By Yoda5939

    •

    updated over 12 years ago by Apartmentporec

    10 replies • 20498 views
  • Discussion

    frames around PCB?

    Category: PCB Design

    By docb

    •

    updated over 12 years ago by docb

    11 replies • 19352 views
  • Discussion

    [ALLEGRO] VIA-IN-PAD placement

    Category: PCB Design

    By KSielewicz

    •

    updated over 12 years ago by Randy R

    1 replies • 16549 views
  • Discussion

    pxl.exe has stopped working

    Category: PCB Design

    By Becca

    •

    updated over 12 years ago by Becca

    11 replies • 19409 views
  • Discussion

    how create a ".cir" file in Orcad 16.3

    Category: PCB Design

    By zizo2012

    •

    updated over 12 years ago by oldmouldy

    6 replies • 9738 views
  • Discussion

    Upgrade from Orcad Capture 16.0 to 16.6 library incompatible

    Category: PCB Design

    By sergioramos

    •

    updated over 12 years ago by steve

    1 replies • 14619 views
  • Discussion

    Importing .TEL netlist and library search

    Category: PCB Design

    By Lennie

    •

    updated over 12 years ago by Lennie

    3 replies • 15806 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information