• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      JCTEYSSIER0
      JCTEYSSIER0 80 Points
    • 2
      ltoohey
      ltoohey 65 Points
    • 3
      Hoangkhoipcb
      Hoangkhoipcb 50 Points
    • 4
      oldmouldy
      oldmouldy 45 Points
    • 5
      zpofrp
      zpofrp 30 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,678 Points
    • 2
      oldmouldy
      oldmouldy 10,945 Points
    • 3
      eDave
      eDave 7,496 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,236 Points
    • 5
      redwire
      redwire 4,943 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Text on footprints

    Category: PCB Design

    By RobPhase3

    •

    updated over 12 years ago by RobPhase3

    3 replies • 16085 views
  • Discussion

    PSpice netlist, no ground net problem

    Category: PCB Design

    By LegendofPedro

    •

    updated over 12 years ago by oldmouldy

    7 replies • 23094 views
  • Discussion

    How to assign net name to mechanical PAD?

    Category: PCB Design

    By newstyle

    •

    updated over 12 years ago by newstyle

    4 replies • 16672 views
  • Discussion

    how to move symbol to 2nd, or 3rd layer

    Category: PCB Design

    By newstyle

    •

    updated over 12 years ago by newstyle

    2 replies • 13819 views
  • Discussion

    Dynamic Shape out of Date error

    Category: PCB Design

    By RFStuff

    •

    updated over 12 years ago by RFStuff

    2 replies • 20353 views
  • Discussion

    16.2 Cadence Allegro Free Viewer for .mcm's and .sips now available

    Category: Allegro X APD

    By BillAcito

    •

    updated over 12 years ago by GioGreatti

    14 replies • 20196 views
  • Discussion

    Starting an internal Allegro User Group

    Category: PCB Design

    By RTMORA2

    •

    updated over 12 years ago by Boma

    1 replies • 13762 views
  • Discussion

    Can't create plating bar in SIP

    Category: Allegro X APD

    By VLSI88

    •

    updated over 12 years ago by BillAcito

    3 replies • 2653 views
  • Discussion

    Allegro to CoCreate Translation

    Category: PCB Design

    By RTMORA2

    •

    updated over 12 years ago by RTMORA2

    1 replies • 13284 views
  • Discussion

    offset solder mask from net/trace/cline

    Category: PCB Design

    By FrancisFogarty

    •

    updated over 12 years ago by FrancisFogarty

    12 replies • 8793 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information